H10D 30/791
Arrangements for exerting mechanical stress on the crystal lattice of the channel
Official title: {Arrangements for exerting mechanical stress on the crystal lattice of the channel regions}
H10D30/791 (Arrangements for exerting mechanical stress on the crystal lattice of the channel) appears on 10,653 US grants and 13,353 published applications in this corpus.
Search patents in H10D- Granted patents
- 10,653
- Published applications
- 13,353
- Assignees
- 552
- Inventors
- 8,296
- Latest grant
- 6 Oct 2026
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1989 | 1 | 0 |
| 1990 | 1 | 0 |
| 1991 | 0 | 0 |
| 1992 | 0 | 0 |
| 1993 | 0 | 0 |
| 1994 | 1 | 0 |
| 1995 | 1 | 0 |
| 1996 | 1 | 0 |
| 1997 | 1 | 0 |
| 1998 | 3 | 0 |
| 1999 | 5 | 0 |
| 2000 | 3 | 0 |
| 2001 | 9 | 4 |
| 2002 | 15 | 32 |
| 2003 | 32 | 53 |
| 2004 | 64 | 134 |
| 2005 | 115 | 310 |
| 2006 | 166 | 368 |
| 2007 | 212 | 453 |
| 2008 | 258 | 570 |
| 2009 | 322 | 467 |
| 2010 | 383 | 308 |
| 2011 | 399 | 396 |
| 2012 | 331 | 456 |
| 2013 | 430 | 462 |
| 2014 | 486 | 439 |
| 2015 | 508 | 689 |
| 2016 | 736 | 804 |
| 2017 | 768 | 734 |
| 2018 | 712 | 593 |
| 2019 | 618 | 598 |
| 2020 | 656 | 726 |
| 2021 | 501 | 647 |
| 2022 | 557 | 865 |
| 2023 | 557 | 1065 |
| 2024 | 656 | 873 |
| 2025 | 802 | 926 |
| 2026 | 343 | 381 |
By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.
Subgroups
Granted patents
- H10D 30/797Being in source or drain regions7,112
- H10D 30/792Comprising applied insulating layers1,878
- H10D 30/798Being provided in or under the channel regions1,702
- H10D 30/795Being in lateral device isolation regions593
- H10D 30/794Comprising conductive materials554
- H10D 30/796Having memorised stress for introducing strain in the channel regions318
Recent patents
- Semiconductor device with embedded sigma-shaped structure6 Oct 2026US 12,757,431 B2Nanya Technology Corporation
- 3D source and drain contacts tuned for vertically stacked PMOS and NMOS22 Sep 2026US 12,745,428 B2Intel Corporation
- Diffusion cut stressors for stacked transistors22 Sep 2026US 12,745,429 B2Intel Corporation
- RF devices with nanotube particles for enhanced performance and methods of forming the same15 Sep 2026US 12,740,412 B2Qorvo US, Inc.
- Method of manufacturing a semiconductor device with multi-layer gate spacers8 Sep 2026US 12,733,244 B2Taiwan Semiconductor Manufacturing Company.Ltd
- Memory device and manufacturing method thereof8 Oct 2026US 2026/0313901 A1Taiwan Semiconductor Manufacturing Company.Ltd
- Doping profile for strained source/drain region8 Oct 2026US 2026/0313975 A1Taiwan Semiconductor Manufacturing Company.Ltd
- Method for forming source/drain contacts8 Oct 2026US 2026/0314054 A1Taiwan Semiconductor Manufacturing Company.Ltd
- Layer structures including configuration increasing operation characteristics, methods of manufacturing the same, electronic devices including layer structures, and electronic apparatuses including electronic devices1 Oct 2026US 2026/0304848 A1Samsung Electronics Co., Ltd.
- Strain engineering using fin isolation structures1 Oct 2026US 2026/0304849 A1Intel Corporation
Most cited
By later US patents
- Contact structure of semiconductor device1,648US 9,105,490 B2Taiwan Semiconductor Manufacturing Company.Ltd · 2015
- Semiconductor devices and methods of manufacture thereof1,575US 8,785,285 B2Taiwan Semiconductor Manufacturing Company.Ltd · 2014
- Contact structure of semiconductor device1,334US 8,823,065 B2Taiwan Semiconductor Manufacturing Company.Ltd · 2014
- Apparatus and method for forming semiconductor contacts1,331US 8,772,109 B2Taiwan Semiconductor Manufacturing Company.Ltd · 2014
- MOS devices with strain buffer layer and methods of forming the same1,225US 8,796,666 B1Taiwan Semiconductor Manufacturing Company.Ltd · 2014