3D source and drain contacts tuned for vertically stacked PMOS and NMOS
AssigneeIntel Corporation
InventorsWilly Rachmady, Nitesh Kumar, Jami A. Wiedemer, Cheng-Ying Huang, Marko Radosavljevic, Mauro J. Kobrinsky, Patrick Morrow, Rohit Galatage, David N. Goldstein, Christopher J. Jezewski
Life of this patent
Estimating the term…