H10W 20/089
Using processes for implementing desired shapes or dispositions of the openings
Official title: {using processes for implementing desired shapes or dispositions of the openings, e.g. double patterning}
H10W20/089 (Using processes for implementing desired shapes or dispositions of the openings) appears on 4,578 US grants and 5,078 published applications in this corpus.
Search patents in H10W- Granted patents
- 4,578
- Published applications
- 5,078
- Assignees
- 397
- Inventors
- 6,340
- Latest grant
- 6 Oct 2026
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1989 | 1 | 0 |
| 1990 | 0 | 0 |
| 1991 | 0 | 0 |
| 1992 | 1 | 0 |
| 1993 | 2 | 0 |
| 1994 | 3 | 0 |
| 1995 | 9 | 0 |
| 1996 | 6 | 0 |
| 1997 | 9 | 0 |
| 1998 | 16 | 0 |
| 1999 | 34 | 0 |
| 2000 | 49 | 0 |
| 2001 | 47 | 21 |
| 2002 | 48 | 39 |
| 2003 | 42 | 35 |
| 2004 | 45 | 43 |
| 2005 | 24 | 45 |
| 2006 | 50 | 91 |
| 2007 | 46 | 119 |
| 2008 | 40 | 134 |
| 2009 | 80 | 133 |
| 2010 | 104 | 115 |
| 2011 | 117 | 115 |
| 2012 | 119 | 142 |
| 2013 | 138 | 161 |
| 2014 | 188 | 215 |
| 2015 | 198 | 266 |
| 2016 | 300 | 300 |
| 2017 | 362 | 322 |
| 2018 | 301 | 312 |
| 2019 | 339 | 359 |
| 2020 | 352 | 412 |
| 2021 | 320 | 378 |
| 2022 | 292 | 369 |
| 2023 | 225 | 328 |
| 2024 | 285 | 268 |
| 2025 | 251 | 229 |
| 2026 | 135 | 127 |
By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.
Recent patents
- Calabash-shaped MIM capacitor structure and fabricating method of the same6 Oct 2026US 12,757,418 B2United Microelectronics Corp.
- Semiconductor device with embedded sigma-shaped structure6 Oct 2026US 12,757,431 B2Nanya Technology Corporation
- Semiconductor device, semiconductor structure and method for fabricating semiconductor device and semiconductor structure using tilted etch process6 Oct 2026US 12,757,661 B2Nanya Technology Corporation
- Semiconductor device with catalytic conductive layer and method for fabricating the same6 Oct 2026US 12,757,692 B2Nanya Technology Corporation
- Semiconductor device with catalytic conductive layer and method for fabricating the same6 Oct 2026US 12,757,693 B2Nanya Technology Corporation
- Semiconductor devices and methods of formation8 Oct 2026US 2026/0310095 A1Taiwan Semiconductor Manufacturing Company.Ltd
- Selective Deposition of Barrier Layer8 Oct 2026US 2026/0314362 A1Taiwan Semiconductor Manufacturing Company.Ltd
- Semiconductor package structure and method for manufacturing the same8 Oct 2026US 2026/0314365 A1Taiwan Semiconductor Manufacturing Company.Ltd
- Hybrid method for forming semiconductor interconnect structure8 Oct 2026US 2026/0314370 A1Taiwan Semiconductor Manufacturing Company.Ltd
- Local interconnect1 Oct 2026US 2026/0305283 A1Taiwan Semiconductor Manufacturing Company.Ltd
Most cited
By later US patents
- Method of spacer patterning to form a target integrated circuit pattern3,272US 9,576,814 B2Taiwan Semiconductor Manufacturing Company.Ltd · 2017
- Contact plugs in SRAM cells and the method of forming the same1,465US 9,236,300 B2Taiwan Semiconductor Manufacturing Company.Ltd · 2016
- Photoresist double patterning487US 8,282,847 B2Lam Research Corporation · 2012
- Via patterning using multiple photo multiple etch477US 9,754,818 B2Taiwan Semiconductor Manufacturing Company.Ltd · 2017
- Method of processing a substrate and a device manufactured by using the method455US 10,134,757 B2ASM IP Holding B. V. · 2018