H10B 43/40
Eeprom devices comprising charge-trapping gate insulators: characterised by the peripheral circuit region
Official title: characterised by the peripheral circuit region
H10B43/40 (Eeprom devices comprising charge-trapping gate insulators: characterised by the peripheral circuit region) appears on 4,106 US grants and 5,502 published applications in this corpus.
Search patents in H10B- Granted patents
- 4,106
- Published applications
- 5,502
- Assignees
- 201
- Inventors
- 4,496
- Latest grant
- 6 Oct 2026
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1991 | 1 | 0 |
| 1992 | 0 | 0 |
| 1993 | 0 | 0 |
| 1994 | 0 | 0 |
| 1995 | 0 | 0 |
| 1996 | 0 | 0 |
| 1997 | 0 | 0 |
| 1998 | 1 | 0 |
| 1999 | 0 | 0 |
| 2000 | 1 | 0 |
| 2001 | 0 | 0 |
| 2002 | 9 | 7 |
| 2003 | 14 | 25 |
| 2004 | 7 | 14 |
| 2005 | 22 | 25 |
| 2006 | 25 | 25 |
| 2007 | 14 | 25 |
| 2008 | 10 | 38 |
| 2009 | 21 | 66 |
| 2010 | 30 | 53 |
| 2011 | 64 | 73 |
| 2012 | 63 | 75 |
| 2013 | 78 | 88 |
| 2014 | 100 | 116 |
| 2015 | 125 | 151 |
| 2016 | 181 | 225 |
| 2017 | 215 | 236 |
| 2018 | 218 | 227 |
| 2019 | 247 | 354 |
| 2020 | 389 | 477 |
| 2021 | 382 | 581 |
| 2022 | 381 | 600 |
| 2023 | 380 | 550 |
| 2024 | 450 | 554 |
| 2025 | 420 | 503 |
| 2026 | 258 | 414 |
By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.
Recent patents
- Three-dimensional semiconductor memory device with bridge pattern suppression and electronic system including the same6 Oct 2026US 12,757,398 B2Samsung Electronics Co., Ltd.
- Vertical memory devices6 Oct 2026US 12,757,401 B2Samsung Electronics Co., Ltd.
- Three-dimensional semiconductor memory device, electronic system including the same, and method of fabricating the same6 Oct 2026US 12,757,402 B2Samsung Electronics Co., Ltd.
- Staircase structures for accessing three-dimensional memory arrays6 Oct 2026US 12,757,703 B2Micron Technology, Inc.
- Semiconductor device and electronic system including the same6 Oct 2026US 12,757,720 B2Samsung Electronics Co., Ltd.
- Semiconductor device and method of manufacturing semiconductor device8 Oct 2026US 2026/0311730 A1SK hynix Inc.
- Three-dimensional memory devices and methods for forming the same8 Oct 2026US 2026/0313889 A1Yangtze Memory Technologies Co., Ltd.
- Integrated Assemblies Having Conductive Posts Extending Through Stacks of Alternating Materials8 Oct 2026US 2026/0313890 A1Lodestar Licensing Group LLC
- Semiconductor device with through electrode through mold structure8 Oct 2026US 2026/0313894 A1Samsung Electronics Co., Ltd.
- Semiconductor device and method of manufacturing the same8 Oct 2026US 2026/0313899 A1SK hynix Inc.
Most cited
By later US patents
- Method of fabricating a charge-trapping gate stack using a CMOS process flow478US 8,993,457 B1Cypress Semiconductor Corporation · 2015
- Three dimensional memory device with epitaxial semiconductor pedestal for peripheral transistors419US 9,449,987 B1SanDisk Technologies LLC · 2016
- Monolithic three dimensional array of charge storage devices containing a planarized surface361US 6,881,994 B2Matrix Semiconductor, Inc. · 2005
- Nonvolatile semiconductor memory device and manufacturing method thereof275US 7,936,004 B2Kabushiki Kaisha Toshiba · 2011
- Semiconductor memory device and method for manufacturing same266US 8,338,882 B2Kabushiki Kaisha Toshiba · 2012