H10B 51/40

Ferroelectric ram [feram] devices comprising ferroelectric memory transistors: characterised by the peripheral

Official title: characterised by the peripheral circuit region

H10B51/40 (Ferroelectric ram [feram] devices comprising ferroelectric memory transistors: characterised by the peripheral) appears on 200 US grants and 266 published applications in this corpus.

Search patents in H10B
Granted patents
200
Published applications
266
Assignees
39
Inventors
364
Latest grant
29 Sep 2026

Filings by year

H10B 51/40: granted patents and published applications per publication year
YearGranted patentsPublished applications
200201
200300
200410
200500
200600
200700
200800
200903
201002
201132
201220
201300
201400
201500
201625
201732
201821
2019311
20201022
20212334
20221838
20233646
20243744
20253431
20262624

By publication year. 2026 runs to 8 Oct.

Recent patents

Most cited

By later US patents