H10D 64/037
Comprising charge-trapping insulators
Official title: {comprising charge-trapping insulators}
H10D64/037 (Comprising charge-trapping insulators) appears on 3,668 US grants and 4,185 published applications in this corpus.
Search patents in H10D- Granted patents
- 3,668
- Published applications
- 4,185
- Assignees
- 379
- Inventors
- 3,951
- Latest grant
- 8 Sep 2026
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1976 | 1 | 0 |
| 1977 | 4 | 0 |
| 1978 | 1 | 0 |
| 1979 | 0 | 0 |
| 1980 | 1 | 0 |
| 1981 | 3 | 0 |
| 1982 | 0 | 0 |
| 1983 | 0 | 0 |
| 1984 | 2 | 0 |
| 1985 | 1 | 0 |
| 1986 | 0 | 0 |
| 1987 | 0 | 0 |
| 1988 | 0 | 0 |
| 1989 | 0 | 0 |
| 1990 | 0 | 0 |
| 1991 | 0 | 0 |
| 1992 | 1 | 0 |
| 1993 | 1 | 0 |
| 1994 | 0 | 0 |
| 1995 | 0 | 0 |
| 1996 | 0 | 0 |
| 1997 | 3 | 0 |
| 1998 | 3 | 0 |
| 1999 | 2 | 0 |
| 2000 | 3 | 0 |
| 2001 | 13 | 4 |
| 2002 | 21 | 24 |
| 2003 | 37 | 49 |
| 2004 | 59 | 109 |
| 2005 | 72 | 111 |
| 2006 | 91 | 167 |
| 2007 | 88 | 173 |
| 2008 | 90 | 212 |
| 2009 | 118 | 210 |
| 2010 | 162 | 184 |
| 2011 | 167 | 166 |
| 2012 | 159 | 123 |
| 2013 | 142 | 126 |
| 2014 | 168 | 181 |
| 2015 | 188 | 200 |
| 2016 | 239 | 217 |
| 2017 | 207 | 199 |
| 2018 | 184 | 187 |
| 2019 | 203 | 234 |
| 2020 | 245 | 335 |
| 2021 | 249 | 271 |
| 2022 | 192 | 241 |
| 2023 | 171 | 193 |
| 2024 | 158 | 113 |
| 2025 | 159 | 98 |
| 2026 | 60 | 58 |
By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.
Recent patents
- 3-dimensional NOR memory array with very fine pitch: device and method8 Sep 2026US 12,733,168 B2Sunrise Memory Corporation
- Semiconductor device and electronic system including the same25 Aug 2026US 12,720,768 B2Samsung Electronics Co., Ltd.
- Engineered dielectric profile for high aspect-ratio 3D NAND structures18 Aug 2026US 12,713,902 B2Intel NDTM US LLC
- Staircase bridge structures for word line contacts in three-dimensional memory11 Aug 2026US 12,706,131 B2Yangtze Memory Technologies Co., Ltd.
- Nonvolatile memory device with reduced lateral charge11 Aug 2026US 12,706,146 B2Samsung Electronics Co., Ltd.
- Flash memory with improved gate structure and a method of creating the same8 Oct 2026US 2026/0313891 A1Taiwan Semiconductor Manufacturing Company.Ltd
- Semiconductor device and electronic system including the same1 Oct 2026US 2026/0304759 A1Samsung Electronics Co., Ltd.
- Electronic circuit with selector gate having a ntride-based dielectric barrier and methods of manufacturing thereof24 Sep 2026US 2026/0293270 A1Micron Technology, Inc.
- Semiconductor storage device and manufacturing method thereof17 Sep 2026US 2026/0279412 A1Kioxia Corporation
- Semiconductor device and method for manufacturing the same17 Sep 2026US 2026/0282365 A1Macronix International Co., Ltd.
Most cited
By later US patents
- Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping1,211US 6,011,725 ASaifun Semiconductors Ltd. · 2000
- Method of fabricating silicon nitride nanodots535US 7,092,287 B2ASM International N.V. · 2006
- Integrated circuits having a contact region and methods for manufacturing the same490US 7,915,667 B2Qimonda AG · 2011
- Method of fabricating a charge-trapping gate stack using a CMOS process flow478US 8,993,457 B1Cypress Semiconductor Corporation · 2015
- Nonvolatile semiconductor memory471US 8,779,502 B2Kabushiki Kaisha Toshiba · 2014