H10B 51/20

Ferroelectric ram [feram] devices comprising ferroelectric memory transistors: characterised by the three-dimensional

Official title: characterised by the three-dimensional [3D] arrangements, e.g. with cells on different height levels

H10B51/20 (Ferroelectric ram [feram] devices comprising ferroelectric memory transistors: characterised by the three-dimensional) appears on 723 US grants and 1,182 published applications in this corpus.

Search patents in H10B
Granted patents
723
Published applications
1,182
Assignees
92
Inventors
1,038
Latest grant
6 Oct 2026

Filings by year

H10B 51/20: granted patents and published applications per publication year
YearGranted patentsPublished applications
199910
200000
200100
200200
200300
200400
200500
200601
200701
200800
200911
201014
201112
201200
201311
201412
201515
2016510
20171111
20181220
20192829
20203157
202149110
202286180
2023114203
2024140228
2025143197
202697120

By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.

Recent patents

Most cited

By later US patents