H10D 30/026
Having laterally-coplanar source and drain regions, a gate at the sides of
Official title: {having laterally-coplanar source and drain regions, a gate at the sides of the bulk channel, and both horizontal and vertical current flow (of LDMOS H10D30/0289)}
H10D30/026 (Having laterally-coplanar source and drain regions, a gate at the sides of) appears on 411 US grants and 437 published applications in this corpus.
Search patents in H10D- Granted patents
- 411
- Published applications
- 437
- Assignees
- 112
- Inventors
- 630
- Latest grant
- 25 Aug 2026
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1989 | 1 | 0 |
| 1990 | 2 | 0 |
| 1991 | 1 | 0 |
| 1992 | 1 | 0 |
| 1993 | 0 | 0 |
| 1994 | 1 | 0 |
| 1995 | 2 | 0 |
| 1996 | 4 | 0 |
| 1997 | 1 | 0 |
| 1998 | 1 | 0 |
| 1999 | 2 | 0 |
| 2000 | 4 | 0 |
| 2001 | 4 | 1 |
| 2002 | 2 | 8 |
| 2003 | 7 | 6 |
| 2004 | 5 | 11 |
| 2005 | 4 | 18 |
| 2006 | 10 | 30 |
| 2007 | 12 | 13 |
| 2008 | 12 | 14 |
| 2009 | 14 | 19 |
| 2010 | 21 | 7 |
| 2011 | 15 | 15 |
| 2012 | 11 | 17 |
| 2013 | 13 | 14 |
| 2014 | 22 | 28 |
| 2015 | 24 | 25 |
| 2016 | 23 | 14 |
| 2017 | 17 | 23 |
| 2018 | 30 | 24 |
| 2019 | 24 | 18 |
| 2020 | 17 | 20 |
| 2021 | 19 | 32 |
| 2022 | 24 | 32 |
| 2023 | 24 | 16 |
| 2024 | 22 | 16 |
| 2025 | 12 | 10 |
| 2026 | 3 | 6 |
By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.
Recent patents
- Lightly-doped channel extensions25 Aug 2026US 12,720,811 B2Taiwan Semiconductor Manufacturing Company.Ltd
- Wet etching process for manufacturing semiconductor structure10 Feb 2026US 12,550,649 B2Taiwan Semiconductor Manufacturing Company.Ltd
- Transistor structure6 Jan 2026US 12,520,524 B2STMicroelectronics (Rousset) SAS
- 3D semiconductor device and structure with three levels and isolation layers18 Nov 2025US 12,476,168 B2Monolithic 3D Inc.
- Gate-all-around structure with self substrate isolation and methods of forming the same18 Nov 2025US 12,477,783 B2Taiwan Semiconductor Manufacturing Company.Ltd
- Wet etching process for manufacturing semiconductor structure21 May 2026US 2026/0143982 A1Taiwan Semiconductor Manufacturing Company.Ltd
- Memory Array Contact Structures30 Apr 2026US 2026/0122905 A1Taiwan Semiconductor Manufacturing Company.Ltd
- Memory Circuitry And Methods Used In Forming Memory Circuitry12 Mar 2026US 2026/0075798 A1Micron Technology, Inc.
- Gate-all-around structure with self substrate isolation and methods of forming the same12 Mar 2026US 2026/0075885 A1Taiwan Semiconductor Manufacturing Company.Ltd
- Gate structures in transistors and method of forming same26 Feb 2026US 2026/0059822 A1Taiwan Semiconductor Manufacturing Company.Ltd
Most cited
By later US patents
- Strained-semiconductor-on-insulator device structures396US 6,995,430 B2AmberWave Systems Corporation · 2006
- FinFETs with strained well regions301US 9,601,342 B2Taiwan Semiconductor Manufacturing Company.Ltd · 2017
- FinFETs with strained well regions215US 9,859,380 B2Taiwan Semiconductor Manufacturing Company.Ltd · 2018
- Vertical Fin-FET MOS devices212US 7,683,428 B2International Business Machines Corporation · 2010
- Method of manufacturing a buried-gate semiconductor device and corresponding integrated circuit123US 8,039,332 B2Commissariat A L' Energie Atomique · 2011