H10D 30/0217
Forming self-aligned punch-through stoppers or threshold implants under gate regions
Official title: {forming self-aligned punch-through stoppers or threshold implants under gate regions}
H10D30/0217 (Forming self-aligned punch-through stoppers or threshold implants under gate regions) appears on 631 US grants and 512 published applications in this corpus.
Search patents in H10D- Granted patents
- 631
- Published applications
- 512
- Assignees
- 158
- Inventors
- 967
- Latest grant
- 12 May 2026
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1982 | 1 | 0 |
| 1983 | 0 | 0 |
| 1984 | 0 | 0 |
| 1985 | 2 | 0 |
| 1986 | 0 | 0 |
| 1987 | 0 | 0 |
| 1988 | 0 | 0 |
| 1989 | 0 | 0 |
| 1990 | 2 | 0 |
| 1991 | 2 | 0 |
| 1992 | 2 | 0 |
| 1993 | 3 | 0 |
| 1994 | 2 | 0 |
| 1995 | 7 | 0 |
| 1996 | 11 | 0 |
| 1997 | 16 | 0 |
| 1998 | 17 | 0 |
| 1999 | 18 | 0 |
| 2000 | 36 | 0 |
| 2001 | 43 | 11 |
| 2002 | 31 | 23 |
| 2003 | 27 | 20 |
| 2004 | 19 | 31 |
| 2005 | 14 | 19 |
| 2006 | 20 | 23 |
| 2007 | 16 | 15 |
| 2008 | 7 | 17 |
| 2009 | 13 | 19 |
| 2010 | 14 | 24 |
| 2011 | 16 | 16 |
| 2012 | 15 | 26 |
| 2013 | 21 | 25 |
| 2014 | 22 | 19 |
| 2015 | 21 | 35 |
| 2016 | 38 | 45 |
| 2017 | 42 | 40 |
| 2018 | 41 | 20 |
| 2019 | 22 | 14 |
| 2020 | 14 | 15 |
| 2021 | 13 | 23 |
| 2022 | 14 | 11 |
| 2023 | 9 | 6 |
| 2024 | 10 | 6 |
| 2025 | 7 | 3 |
| 2026 | 3 | 6 |
By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.
Recent patents
- Semiconductor manufacturing12 May 2026US 12,628,378 B2Taiwan Semiconductor Manufacturing Company.Ltd
- Semiconductor manufacturing24 Feb 2026US 12,563,785 B2Taiwan Semiconductor Manufacturing Company.Ltd
- Semiconductor device, fabrication method for same, and electronic device comprising same3 Feb 2026US 12,543,356 B2Institute of Microelectronics, Chinese Academy of Sciences
- Semiconductor device and method23 Dec 2025US 12,507,445 B2Taiwan Semiconductor Manufacturing Company.Ltd
- Channel stop and well dopant migration control implant for reduced MOS threshold voltage mismatch21 Oct 2025US 12,453,111 B2Texas Instruments Incorporated
- Semiconductor Manufacturing4 Jun 2026US 2026/0156868 A1Taiwan Semiconductor Manufacturing Company.Ltd
- Semiconductor structure and manufacturing method thereof23 Apr 2026US 2026/0113997 A1Taiwan Semiconductor Manufacturing Company.Ltd
- Semiconductor device with dipole portion and method for preparing the same19 Mar 2026US 2026/0082613 A1Nanya Technology Corporation
- Semiconductor device with dipole portion and method for preparing the same19 Mar 2026US 2026/0082614 A1Nanya Technology Corporation
- Semiconductor Device and Method19 Mar 2026US 2026/0082637 A1Taiwan Semiconductor Manufacturing Company.Ltd
Most cited
By later US patents
- Method for fabricating a MOSFET device271US 6,534,352 B1Hynix Semiconductor Inc. · 2003
- Method for forming an MOS transistor having a metallic gate electrode that is formed after the formation of self-aligned source and drain regions258US 5,960,270 AMotorola, Inc. · 1999
- Silicon-on-insulator transistors having improved current characteristics and reduced electrostatic discharge susceptibility254US 5,489,792 AThe Regents of the University of California · 1996
- Method of manufacturing a semiconductor device which includes forming a dummy gate210US 6,054,355 AKabushiki Kaisha Toshiba · 2000
- Semiconductor device and method of manufacturing the same202US 6,541,829 B2Kabushiki Kaisha Toshiba · 2003