Method for fabricating a MOSFET device
AssigneeHynix Semiconductor Inc.
InventorTae Kyun Kim
Life of this patent
Estimating the term…
Loading patent…
AssigneeHynix Semiconductor Inc.
InventorTae Kyun Kim
Estimating the term…
Disclosed is a MOSFET fabrication method capable of forming an ultra shallow junction while ensuring stability in controlling threshold voltage. The disclosed method relies on the use of a sacrificial gate structure to form LDD regions and the addition of side wall spacers to form source/drain regions, followed by the deposition of an interlayer insulating film. The sacrificial gate structure is then removed to form a groove in the interlayer insulating film that exposes a portion of the silicon substrate. A sacrificial oxide is grown on the exposed silicon substrate and impurity ions are implanted through the oxide to adjust the threshold voltage. The sacrificial oxide is then removed and replaced by a high quality gate insulating film. A metal gate electrode is then formed in the groove above the gate insulating film, thereby forming a MOSFET device having a metal gate.
A method for fabricating a MOSFET device on a silicon substrate comprising:
Dependencies are inferred from the claim text.