G11C 11/4045
Using a plurality of serially connected access transistors, each having a storage
Official title: {using a plurality of serially connected access transistors, each having a storage capacitor}
G11C11/4045 (Using a plurality of serially connected access transistors, each having a storage) appears on 77 US grants and 55 published applications in this corpus.
Search patents in G11C- Granted patents
- 77
- Published applications
- 55
- Assignees
- 26
- Inventors
- 127
- Latest grant
- 4 Aug 2026
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1996 | 1 | 0 |
| 1997 | 5 | 0 |
| 1998 | 1 | 0 |
| 1999 | 1 | 0 |
| 2000 | 0 | 0 |
| 2001 | 1 | 0 |
| 2002 | 4 | 4 |
| 2003 | 1 | 0 |
| 2004 | 0 | 0 |
| 2005 | 0 | 1 |
| 2006 | 1 | 0 |
| 2007 | 0 | 1 |
| 2008 | 0 | 0 |
| 2009 | 0 | 0 |
| 2010 | 0 | 0 |
| 2011 | 1 | 0 |
| 2012 | 0 | 1 |
| 2013 | 0 | 0 |
| 2014 | 2 | 2 |
| 2015 | 1 | 0 |
| 2016 | 1 | 2 |
| 2017 | 2 | 2 |
| 2018 | 3 | 3 |
| 2019 | 2 | 6 |
| 2020 | 8 | 7 |
| 2021 | 8 | 6 |
| 2022 | 5 | 5 |
| 2023 | 15 | 6 |
| 2024 | 6 | 7 |
| 2025 | 4 | 1 |
| 2026 | 4 | 1 |
By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.
Recent patents
- Memory device with improved driver operation and methods to operate the memory device4 Aug 2026US 12,700,452 B2Micron Technology, Inc.
- Memory device having variable impedance memory cells and time-to-transition sensing of data stored therein12 May 2026US 12,626,755 B2R&D 3 LLC
- Reduction in chip area through design-technology co-optimization31 Mar 2026US 12,592,264 B2SanDisk Technologies LLC
- Memory array circuit24 Mar 2026US 12,586,630 B2Invention And Collaboration Laboratory Pte. Ltd.
- Three-dimensional memory devices having a cylindrical body and plate line contact segments14 Oct 2025US 12,444,679 B2Yangtze Memory Technologies Co., Ltd.
- Reduction in chip area through design-technology co-optimization1 Jan 2026US 2026/0004822 A1SanDisk Technologies LLC
- In-memory computing (imc) memory device and in-memory computing method8 May 2025US 2025/0149083 A1Macronix International Co., Ltd.
- Three-dimensional memory arrays with layer selector transistors21 Nov 2024US 2024/0389300 A1Intel Corporation
- Memory device with a transistor above vertically stacked memory cells21 Nov 2024US 2024/0389309 A1Micron Technology, Inc.
- Memory device with improved driver operation and methods to operate the memory device8 Aug 2024US 2024/0265963 A1Micron Technology, Inc.
Most cited
By later US patents
- Synchronous NAND DRAM architecture39US 5,513,148 AMicron Technology, Inc. · 1996
- Synchronous NAND DRAM architecture29US 5,666,323 AMicron Technology, Inc. · 1997
- Multi-bank synchronous memory system with cascade-type memory cell structure18US 5,610,872 AKabushiki Kaisha Toshiba · 1997
- NAND-type dynamic RAM having temporary storage register and sense amplifier coupled to multi-open bit lines18US 5,892,724 AKabushiki Kaisha Toshiba · 1999
- Semiconductor memory device with reduced read time and power consumption14US 5,654,912 AKabushiki Kaisha Toshiba · 1997