G11C 7/222
Clock generating, synchronizing or distributing circuits within memory device
Official title: {Clock generating, synchronizing or distributing circuits within memory device}
G11C7/222 (Clock generating, synchronizing or distributing circuits within memory device) appears on 4,789 US grants and 4,750 published applications in this corpus.
Search patents in G11C- Granted patents
- 4,789
- Published applications
- 4,750
- Assignees
- 458
- Inventors
- 4,660
- Latest grant
- 6 Oct 2026
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1992 | 3 | 0 |
| 1993 | 1 | 0 |
| 1994 | 1 | 0 |
| 1995 | 4 | 0 |
| 1996 | 6 | 0 |
| 1997 | 7 | 0 |
| 1998 | 16 | 0 |
| 1999 | 25 | 0 |
| 2000 | 57 | 0 |
| 2001 | 98 | 46 |
| 2002 | 106 | 119 |
| 2003 | 97 | 126 |
| 2004 | 115 | 117 |
| 2005 | 110 | 134 |
| 2006 | 130 | 163 |
| 2007 | 157 | 172 |
| 2008 | 135 | 152 |
| 2009 | 126 | 157 |
| 2010 | 148 | 173 |
| 2011 | 173 | 139 |
| 2012 | 139 | 140 |
| 2013 | 155 | 148 |
| 2014 | 192 | 172 |
| 2015 | 192 | 180 |
| 2016 | 198 | 131 |
| 2017 | 165 | 131 |
| 2018 | 157 | 177 |
| 2019 | 261 | 305 |
| 2020 | 317 | 284 |
| 2021 | 317 | 281 |
| 2022 | 271 | 297 |
| 2023 | 277 | 330 |
| 2024 | 256 | 256 |
| 2025 | 242 | 210 |
| 2026 | 135 | 210 |
By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.
Recent patents
- Automatic adaptive signaling over a pin of an integrated circuit device6 Oct 2026US 12,755,767 B2Micron Technology, Inc.
- Memory device that includes a duty correction circuit, memory controller that includes a duty sensing circuit, and storage device that includes a memory device6 Oct 2026US 12,755,768 B2Samsung Electronics Co., Ltd.
- Methods and apparatus including sampler circuitry for performing offest calibration6 Oct 2026US 12,755,769 B2Samsung Electronics Co., Ltd.
- Clock transmission circuit and semiconductor device including the same29 Sep 2026US 12,750,041 B2SK hynix Inc.
- Apparatuses and methods for simultaneous in data path compute operations22 Sep 2026US 12,743,206 B2
- Bit line sense amplifier and a memory apparatus using the same8 Oct 2026US 2026/0311732 A1SK hynix Inc.
- Memory system, memory controller, and method of operating memory controller with training circuit8 Oct 2026US 2026/0311788 A1Samsung Electronics Co., Ltd.
- Methods and apparatus for eviction in dual datapath victim cache system1 Oct 2026US 2026/0300187 A1
- Semiconductor system performing training operation1 Oct 2026US 2026/0301786 A1SK hynix Inc.
- Critical timing driven adaptive voltage frequency scaling1 Oct 2026US 2026/0301787 A1Micron Technology, Inc.
Most cited
By later US patents
- Output enable signal generation circuit of semiconductor memory1,017US 8,400,851 B2SK hynix Inc. · 2013
- Apparatus for synchronously generating clock signals in a data processing system430US 5,243,703 ARambus Inc. · 1993
- Integrated circuit I/O using high performance bus interface325US 5,319,755 ARambus Inc. · 1994
- Clock vernier adjustment325US 6,016,282 AMicron Technology, Inc. · 2000
- Memory circuitry having bus interface for receiving information in packets and access time registers282US 5,606,717 ARambus Inc. · 1997