G01R 31/31722
Addressing or selecting of test units
Official title: {Addressing or selecting of test units, e.g. transmission protocols for selecting test units (for scan test G01R31/318558)}
G01R31/31722 (Addressing or selecting of test units) appears on 147 US grants and 142 published applications in this corpus.
Search patents in G01R- Granted patents
- 147
- Published applications
- 142
- Assignees
- 70
- Inventors
- 208
- Latest grant
- 25 Aug 2026
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1995 | 1 | 0 |
| 1996 | 1 | 0 |
| 1997 | 0 | 0 |
| 1998 | 0 | 0 |
| 1999 | 1 | 0 |
| 2000 | 0 | 0 |
| 2001 | 0 | 1 |
| 2002 | 2 | 1 |
| 2003 | 2 | 5 |
| 2004 | 5 | 3 |
| 2005 | 2 | 2 |
| 2006 | 3 | 7 |
| 2007 | 9 | 10 |
| 2008 | 5 | 10 |
| 2009 | 11 | 6 |
| 2010 | 10 | 4 |
| 2011 | 9 | 9 |
| 2012 | 4 | 3 |
| 2013 | 3 | 6 |
| 2014 | 6 | 3 |
| 2015 | 7 | 6 |
| 2016 | 4 | 7 |
| 2017 | 6 | 8 |
| 2018 | 8 | 7 |
| 2019 | 9 | 10 |
| 2020 | 5 | 3 |
| 2021 | 5 | 8 |
| 2022 | 3 | 7 |
| 2023 | 7 | 7 |
| 2024 | 13 | 7 |
| 2025 | 5 | 2 |
| 2026 | 1 | 0 |
By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.
Recent patents
- Benchmark circuit on a semiconductor wafer and method for operating the same25 Aug 2026US 12,716,941 B2Taiwan Semiconductor Manufacturing Company.Ltd
- Pattern generation system with pin function mapping23 Dec 2025US 12,504,470 B2Yangtze Memory Technologies Co., Ltd.
- Test circuit in chip and circuit test method20 May 2025US 12,306,244 B2Huawei Technologies Co., Ltd.
- Yield improvements for three-dimensionally stacked neural network accelerators6 May 2025US 12,292,473 B2Google Inc.
- Memory profiler for emulation1 Apr 2025US 12,265,122 B1Synopsys, Inc.
- Debug infrastructure for memory systems23 Oct 2025US 2025/0327860 A1Micron Technology, Inc.
- Apparatus for testing a device under test separating errors within a received pattern associated with different functional blocks of a device under test or associated with different blocks of one or more bits, method and computer program20 Mar 2025US 2025/0093414 A1Advantest Corporation
- Selectable jtag or trace access with data store and output5 Dec 2024US 2024/0402247 A1Texas Instruments Incorporated
- Pattern generation system with pin function mapping11 Jul 2024US 2024/0230756 A1Yangtze Memory Technologies Co., Ltd.
- Yield improvements for three-dimensionally stacked neural network accelerators4 Jul 2024US 2024/0220773 A1Google Inc.
Most cited
By later US patents
- Addressable shadow port and protocol for serial bus networks133US 5,483,518 ATexas Instruments Incorporated · 1996
- Selectable JTAG or trace access with data store and output54US 7,571,364 B2Texas Instruments Incorporated · 2009
- Test access port controlled built in current monitor for IC devices39US 5,459,737 ANational Semiconductor Corporation · 1995
- System and method for testing multiple integrated circuits that are in the same package38US 6,825,683 B1Cypress Semiconductor Corporation · 2004
- Methods for embedding and de-embedding using a circulator32US 6,832,170 B2Anritsu Corporation · 2004