G11C 29/54

Arrangements for designing test circuits

Official title: Arrangements for designing test circuits, e.g. design for test [DFT] tools

G11C29/54 (Arrangements for designing test circuits) appears on 168 US grants and 161 published applications in this corpus.

Search patents in G11C
Granted patents
168
Published applications
161
Assignees
72
Inventors
420
Latest grant
14 Apr 2026

Filings by year

G11C 29/54: granted patents and published applications per publication year
YearGranted patentsPublished applications
198610
198700
198810
198910
199000
199100
199200
199300
199400
199500
199600
199710
199800
199920
200000
200113
200223
200343
200430
200545
200632
200722
200834
200923
201040
201112
201210
201322
201435
201545
201667
201778
201866
2019157
20201020
20211717
202287
20231628
20242011
20251410
202641

By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.

Recent patents

Most cited

By later US patents