G11C 16/3472

Circuits or methods to verify correct erasure of nonvolatile memory cells whilst

Official title: {Circuits or methods to verify correct erasure of nonvolatile memory cells whilst erasing is in progress, e.g. by detecting onset or cessation of current flow in cells and using the detector output to terminate erasure}

G11C16/3472 (Circuits or methods to verify correct erasure of nonvolatile memory cells whilst) appears on 109 US grants and 105 published applications in this corpus.

Search patents in G11C
Granted patents
109
Published applications
105
Assignees
42
Inventors
191
Latest grant
15 Sep 2026

Filings by year

G11C 16/3472: granted patents and published applications per publication year
YearGranted patentsPublished applications
198910
199000
199100
199200
199310
199410
199520
199600
199720
199830
199900
200000
200121
200247
200385
200444
200534
200628
200757
200881
200941
201010
201111
201200
201302
201423
201521
201622
201732
201843
201915
2020710
20211414
202268
202377
202452
202523
202624

By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.

Recent patents

Most cited

By later US patents