G06F 11/1012
Using codes or arrangements adapted for a specific type of error
Official title: {using codes or arrangements adapted for a specific type of error (G06F11/1048 takes precedence)}
G06F11/1012 (Using codes or arrangements adapted for a specific type of error) appears on 2,524 US grants and 2,465 published applications in this corpus.
Search patents in G06F- Granted patents
- 2,524
- Published applications
- 2,465
- Assignees
- 435
- Inventors
- 3,541
- Latest grant
- 6 Oct 2026
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1976 | 6 | 0 |
| 1977 | 5 | 0 |
| 1978 | 5 | 0 |
| 1979 | 4 | 0 |
| 1980 | 4 | 0 |
| 1981 | 7 | 0 |
| 1982 | 7 | 0 |
| 1983 | 5 | 0 |
| 1984 | 11 | 0 |
| 1985 | 8 | 0 |
| 1986 | 8 | 0 |
| 1987 | 9 | 0 |
| 1988 | 5 | 0 |
| 1989 | 10 | 0 |
| 1990 | 8 | 0 |
| 1991 | 9 | 0 |
| 1992 | 6 | 0 |
| 1993 | 5 | 0 |
| 1994 | 10 | 0 |
| 1995 | 13 | 0 |
| 1996 | 19 | 0 |
| 1997 | 18 | 0 |
| 1998 | 23 | 0 |
| 1999 | 17 | 0 |
| 2000 | 9 | 0 |
| 2001 | 9 | 6 |
| 2002 | 15 | 9 |
| 2003 | 18 | 11 |
| 2004 | 11 | 13 |
| 2005 | 9 | 23 |
| 2006 | 14 | 30 |
| 2007 | 18 | 23 |
| 2008 | 24 | 26 |
| 2009 | 17 | 23 |
| 2010 | 24 | 36 |
| 2011 | 17 | 54 |
| 2012 | 38 | 72 |
| 2013 | 92 | 79 |
| 2014 | 94 | 152 |
| 2015 | 162 | 179 |
| 2016 | 163 | 156 |
| 2017 | 144 | 154 |
| 2018 | 139 | 150 |
| 2019 | 197 | 192 |
| 2020 | 200 | 219 |
| 2021 | 232 | 160 |
| 2022 | 165 | 134 |
| 2023 | 152 | 102 |
| 2024 | 110 | 138 |
| 2025 | 121 | 182 |
| 2026 | 108 | 142 |
By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.
Subgroups
Granted patents
- G06F 11/1016Error in accessing a memory location, i.e. addressing error569
- G06F 11/1032Simple parity191
- G06F 11/102Error in check bits150
- G06F 11/1028Adjacent errors149
- G06F 11/1024Identification of the type of error109
- G06F 11/104Using arithmetic codes, i.e. codes which are preserved during operation44
- G06F 11/1036Unidirectional errors7
Recent patents
- Memory device and in-memory computing method for binarized neural network6 Oct 2026US 12,754,798 B2Macronix International Co., Ltd.
- Decoder circuit, flash memory controller, and decoding method6 Oct 2026US 12,754,800 B2Silicon Motion, Inc.
- Error management of memory devices29 Sep 2026US 12,748,658 B2Micron Technology, Inc.
- Circuit arrangement and device with combinatorial circuit and memory circuit, system and method29 Sep 2026US 12,748,662 B2Infineon Technologies AG
- Transmission failure feedback schemes for reducing crosstalk22 Sep 2026US 12,743,338 B2
- Enhanced error detection mode for memory devices8 Oct 2026US 2026/0310546 A1Micron Technology, Inc.
- Command address error control8 Oct 2026US 2026/0310547 A1Micron Technology, Inc.
- Memory system8 Oct 2026US 2026/0310548 A1Kioxia Corporation
- Memory defect management1 Oct 2026US 2026/0300086 A1Microsoft Technology Licensing, LLC
- Artificial intelligence model on silicon with error-correcting code logic1 Oct 2026US 2026/0300089 A1Intel Corporation
Most cited
By later US patents
- Mechanism for persisting messages in a storage system410US 9,003,144 B1Pure Storage, Inc. · 2015
- Method and apparatus for addressing actual or predicted failures in a FLASH-based storage system356US 8,176,360 B2Texas Memory Systems, Inc. · 2012
- Method for partitioning disk drives within a physical disk array and selectively assigning disk drive partitions into a logical disk array256US 5,568,629 AAT&T Global Information Solutions Company · 1996
- Increasing the effectiveness of error correction codes and operating multi-level memory systems by using information about the quality of the stored data251US 6,751,766 B2SanDisk Corporation · 2004
- System and method for tolerating a failed page in a flash device241US 9,047,214 B1PMC-Sierra, Inc. · 2015