Circuit arrangement and device with combinatorial circuit and memory circuit, system and method
AssigneeInfineon Technologies AG
InventorsGeorg Georgakos, Wolfgang Ecker, Michael Goessel
Life of this patent
Estimating the term…
Loading patent…
AssigneeInfineon Technologies AG
InventorsGeorg Georgakos, Wolfgang Ecker, Michael Goessel
Estimating the term…
In accordance with an embodiment, a circuit arrangement includes a combinatorial circuit having a group of inputs and a group of outputs, where the combinatorial circuit is configured, during error-free operation of the combinatorial circuit, to map a codeword, present at the group of inputs, of a first error code to a codeword of a second error code at the group of outputs, and to map a non-codeword, present at the group of inputs, of the first error code to a non-codeword of the second error code; and a memory circuit configured to store an output of the combinatorial circuit at the group of outputs, and configured to correct at least 1-bit errors occurring during storage.
A circuit arrangement, comprising:
A device, comprising:
A method, comprising:
Dependencies are inferred from the claim text.