H03K 2005/00052
By mixing the outputs of fixed delayed signals with each other or
Official title: {by mixing the outputs of fixed delayed signals with each other or with the input signal}
H03K2005/00052 (By mixing the outputs of fixed delayed signals with each other or) appears on 323 US grants and 271 published applications in this corpus.
Search patents in H03K- Granted patents
- 323
- Published applications
- 271
- Assignees
- 122
- Inventors
- 527
- Latest grant
- 6 Oct 2026
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1989 | 5 | 0 |
| 1990 | 1 | 0 |
| 1991 | 0 | 0 |
| 1992 | 1 | 0 |
| 1993 | 0 | 0 |
| 1994 | 0 | 0 |
| 1995 | 0 | 0 |
| 1996 | 0 | 0 |
| 1997 | 0 | 0 |
| 1998 | 1 | 0 |
| 1999 | 1 | 0 |
| 2000 | 3 | 0 |
| 2001 | 3 | 7 |
| 2002 | 6 | 0 |
| 2003 | 3 | 4 |
| 2004 | 2 | 3 |
| 2005 | 5 | 7 |
| 2006 | 4 | 11 |
| 2007 | 13 | 11 |
| 2008 | 11 | 13 |
| 2009 | 18 | 20 |
| 2010 | 14 | 20 |
| 2011 | 24 | 14 |
| 2012 | 17 | 12 |
| 2013 | 19 | 18 |
| 2014 | 18 | 10 |
| 2015 | 9 | 8 |
| 2016 | 12 | 16 |
| 2017 | 26 | 12 |
| 2018 | 15 | 15 |
| 2019 | 21 | 10 |
| 2020 | 7 | 7 |
| 2021 | 9 | 7 |
| 2022 | 12 | 14 |
| 2023 | 14 | 5 |
| 2024 | 8 | 11 |
| 2025 | 7 | 8 |
| 2026 | 14 | 8 |
By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.
Recent patents
- Transmitter interpolating clock signal, communication device including the same, and method of operating the same6 Oct 2026US 12,756,382 B2Samsung Electronics Co., Ltd.
- Phase interpolation circuit8 Sep 2026US 12,732,173 B2Thine Electronics, Inc.
- Hybrid phase interpolator with unified blender and eye-surf circuit8 Sep 2026US 12,732,174 B1Cadence Design Systems, Inc.
- Clock data recovery circuit and phase selector/phase interpolator circuit thereof, and electronic device8 Sep 2026US 12,732,338 B2Smartsens Technology (Hk) Co., Limited
- Multi-phase signal generation scheme and method thereof18 Aug 2026US 12,712,555 B2Intel Corporation
- Communication circuits including a differential to quadrature phase generator8 Oct 2026US 2026/0312785 A1Taiwan Semiconductor Manufacturing Company.Ltd
- Phase mixer circuit, a phase mixing method, and a clock generation circuit and a semiconductor apparatus6 Aug 2026US 2026/0230065 A1SK hynix Inc.
- Methods and apparatus for phase interpolation30 Jul 2026US 2026/0221960 A1
- Multi-stage phase interpolators25 Jun 2026US 2026/0180568 A1Intel Corporation
- Phase interpolator, clock data recoverer, communication device, and operating method of phase interpolator30 Apr 2026US 2026/0121821 A1Samsung Electronics Co., Ltd.
Most cited
By later US patents
- Delay-locked loop circuitry for clock delay adjustment248US 6,125,157 ARambus Inc. · 2000
- Delay locked loop circuitry for clock delay adjustment169US 6,539,072 B1Rambus Inc. · 2003
- Timing signal generating circuit, semiconductor integrated circuit device and semiconductor integrated circuit system to which the timing signal generating circuit is applied, and signal transmission system108US 6,247,138 B1Fujitsu Limited · 2001
- Methods and apparatus for generating multiple clocks using feedback interpolation86US 7,323,916 B1NetLogic Microsystems, Inc. · 2008
- Signal transmission system having a timing adjustment circuit74US 6,484,268 B2Fujitsu Limited · 2002