G06F 13/1689
Synchronisation and timing concerns
Official title: {Synchronisation and timing concerns (synchronisation on a memory bus G06F13/4234)}
G06F13/1689 (Synchronisation and timing concerns) appears on 2,080 US grants and 2,160 published applications in this corpus.
Search patents in G06F- Granted patents
- 2,080
- Published applications
- 2,160
- Assignees
- 364
- Inventors
- 2,992
- Latest grant
- 6 Oct 2026
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1982 | 2 | 0 |
| 1983 | 0 | 0 |
| 1984 | 3 | 0 |
| 1985 | 0 | 0 |
| 1986 | 0 | 0 |
| 1987 | 1 | 0 |
| 1988 | 1 | 0 |
| 1989 | 1 | 0 |
| 1990 | 0 | 0 |
| 1991 | 1 | 0 |
| 1992 | 0 | 0 |
| 1993 | 8 | 0 |
| 1994 | 6 | 0 |
| 1995 | 7 | 0 |
| 1996 | 14 | 0 |
| 1997 | 17 | 0 |
| 1998 | 23 | 0 |
| 1999 | 24 | 0 |
| 2000 | 28 | 0 |
| 2001 | 21 | 11 |
| 2002 | 19 | 37 |
| 2003 | 34 | 33 |
| 2004 | 31 | 48 |
| 2005 | 25 | 38 |
| 2006 | 32 | 44 |
| 2007 | 38 | 27 |
| 2008 | 29 | 33 |
| 2009 | 36 | 52 |
| 2010 | 28 | 37 |
| 2011 | 44 | 56 |
| 2012 | 45 | 53 |
| 2013 | 54 | 60 |
| 2014 | 66 | 113 |
| 2015 | 101 | 81 |
| 2016 | 107 | 102 |
| 2017 | 90 | 107 |
| 2018 | 90 | 133 |
| 2019 | 130 | 162 |
| 2020 | 154 | 135 |
| 2021 | 135 | 135 |
| 2022 | 120 | 166 |
| 2023 | 144 | 127 |
| 2024 | 160 | 151 |
| 2025 | 138 | 133 |
| 2026 | 73 | 86 |
By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.
Recent patents
- Embedded gateway system with data prefetch mechanism6 Oct 2026US 12,754,737 B2Airoha Technology (Suzhou) Limited
- System and method for facilitating dynamic command management in a network interface controller (NIC)6 Oct 2026US 12,754,857 B2Hewlett Packard Enterprise Development LP
- Dynamic priority inversion for host memory buffer handling based on a system state6 Oct 2026US 12,754,863 B2SanDisk Technologies LLC
- Memory access statistics monitoring22 Sep 2026US 12,743,370 B2Micron Technology, Inc.
- Signal retiming within memory systems22 Sep 2026US 12,744,065 B2Micron Technology, Inc.
- Memory devices with multiple pseudo-channels8 Oct 2026US 2026/0310615 A1Micron Technology, Inc.
- Clock-to-data synchronization1 Oct 2026US 2026/0299641 A1NVIDIA Corporation
- Methods and apparatus for eviction in dual datapath victim cache system1 Oct 2026US 2026/0300187 A1
- Reservation management in storage interface adapters of multi-host storage systems1 Oct 2026US 2026/0300193 A1Western Digital Technologies, Inc.
- Memory bandwidth reduction for power savings24 Sep 2026US 2026/0288222 A1Apple Inc.
Most cited
By later US patents
- Apparatus for synchronously generating clock signals in a data processing system430US 5,243,703 ARambus Inc. · 1993
- Integrated circuit I/O using high performance bus interface325US 5,319,755 ARambus Inc. · 1994
- Clock vernier adjustment325US 6,016,282 AMicron Technology, Inc. · 2000
- Bus system optimization316US 6,643,787 B1Rambus Inc. · 2003
- High bandwidth memory interface294US 6,510,503 B2Mosaid Technologies Incorporated · 2003