H04L 7/0087
Preprocessing of received signal for synchronisation
Official title: {Preprocessing of received signal for synchronisation, e.g. by code conversion, pulse generation or edge detection}
H04L7/0087 (Preprocessing of received signal for synchronisation) appears on 730 US grants and 638 published applications in this corpus.
Search patents in H04L- Granted patents
- 730
- Published applications
- 638
- Assignees
- 281
- Inventors
- 1,170
- Latest grant
- 6 Oct 2026
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1985 | 2 | 0 |
| 1986 | 2 | 0 |
| 1987 | 0 | 0 |
| 1988 | 0 | 0 |
| 1989 | 1 | 0 |
| 1990 | 0 | 0 |
| 1991 | 1 | 0 |
| 1992 | 2 | 0 |
| 1993 | 0 | 0 |
| 1994 | 0 | 0 |
| 1995 | 0 | 0 |
| 1996 | 1 | 0 |
| 1997 | 0 | 0 |
| 1998 | 2 | 0 |
| 1999 | 1 | 0 |
| 2000 | 1 | 0 |
| 2001 | 0 | 0 |
| 2002 | 2 | 2 |
| 2003 | 0 | 3 |
| 2004 | 4 | 3 |
| 2005 | 2 | 9 |
| 2006 | 5 | 10 |
| 2007 | 5 | 10 |
| 2008 | 8 | 6 |
| 2009 | 11 | 14 |
| 2010 | 5 | 9 |
| 2011 | 8 | 14 |
| 2012 | 15 | 20 |
| 2013 | 36 | 19 |
| 2014 | 40 | 43 |
| 2015 | 71 | 64 |
| 2016 | 57 | 65 |
| 2017 | 80 | 62 |
| 2018 | 66 | 61 |
| 2019 | 85 | 61 |
| 2020 | 56 | 41 |
| 2021 | 55 | 31 |
| 2022 | 24 | 32 |
| 2023 | 32 | 27 |
| 2024 | 18 | 19 |
| 2025 | 22 | 10 |
| 2026 | 10 | 3 |
By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.
Recent patents
- Clock recovery optimization in data interfaces6 Oct 2026US 12,756,534 B2Parade Technologies, Ltd.
- Data driving device and method for driving the same4 Aug 2026US 12,700,983 B2Silicon Works Co., Ltd.
- Dual-mode transmitter for low-power double-data rate (LPDDR)interface4 Aug 2026US 12,700,984 B2Foundation for Research and Business, Seoul National University of Science and Technology
- Signal transmission and reception system, reception device, and reception method14 Jul 2026US 12,683,839 B2Olympus Medical Systems Corp.
- Data carrier apparatus, communication system, and replaceable unit9 Jun 2026US 12,652,027 B2Canon Kabushiki Kaisha
- Phase detection device and method for detecting phase30 Apr 2026US 2026/0121655 A1Samsung Electronics Co., Ltd.
- Jitter correction in a receiver device9 Apr 2026US 2026/0100813 A1Mellanox Technologies, Ltd.
- Module with high peak bandwidth i/o channels5 Mar 2026US 2026/0066997 A1
- Re-timer-based galvanically isolated data path25 Dec 2025US 2025/0392437 A1Analog Devices International Unlimited Company
- Dual-mode transmitter for low-power double-data rate (lpddr)interface11 Dec 2025US 2025/0379717 A1Foundation for Research and Business, Seoul National University of Science and Technology
Most cited
By later US patents
- Clock recovery circuit157US 9,036,764 B1Rambus Inc. · 2015
- Early/on-time/late gate bit synchronizer129US 6,792,059 B2TRW Inc. · 2004
- Wireline receiver circuitry having collaborative timing recovery111US 9,374,250 B1Intel Corporation · 2016
- Method for incorporating window strobe in a data synchronizer107US 5,097,489 A1992
- Split-path equalizer and related methods, devices and systems96US 9,397,868 B1Rambus Inc. · 2016