G06F 7/575
Basic arithmetic logic units, i.e. devices selectable to perform either addition, subtraction
Official title: Basic arithmetic logic units, i.e. devices selectable to perform either addition, subtraction or one of several logical operations, using, at least partially, the same circuitry
G06F7/575 (Basic arithmetic logic units, i.e. devices selectable to perform either addition, subtraction) appears on 270 US grants and 186 published applications in this corpus.
Search patents in G06F- Granted patents
- 270
- Published applications
- 186
- Assignees
- 106
- Inventors
- 450
- Latest grant
- 6 Oct 2026
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1976 | 2 | 0 |
| 1977 | 2 | 0 |
| 1978 | 4 | 0 |
| 1979 | 4 | 0 |
| 1980 | 4 | 0 |
| 1981 | 1 | 0 |
| 1982 | 2 | 0 |
| 1983 | 3 | 0 |
| 1984 | 4 | 0 |
| 1985 | 3 | 0 |
| 1986 | 0 | 0 |
| 1987 | 3 | 0 |
| 1988 | 2 | 0 |
| 1989 | 8 | 0 |
| 1990 | 1 | 0 |
| 1991 | 2 | 0 |
| 1992 | 1 | 0 |
| 1993 | 8 | 0 |
| 1994 | 4 | 0 |
| 1995 | 17 | 0 |
| 1996 | 10 | 0 |
| 1997 | 10 | 0 |
| 1998 | 11 | 0 |
| 1999 | 7 | 0 |
| 2000 | 5 | 0 |
| 2001 | 0 | 1 |
| 2002 | 2 | 2 |
| 2003 | 3 | 1 |
| 2004 | 2 | 4 |
| 2005 | 0 | 1 |
| 2006 | 2 | 16 |
| 2007 | 3 | 2 |
| 2008 | 0 | 2 |
| 2009 | 2 | 1 |
| 2010 | 9 | 3 |
| 2011 | 5 | 0 |
| 2012 | 2 | 1 |
| 2013 | 4 | 2 |
| 2014 | 1 | 2 |
| 2015 | 0 | 0 |
| 2016 | 3 | 3 |
| 2017 | 1 | 3 |
| 2018 | 4 | 7 |
| 2019 | 1 | 13 |
| 2020 | 10 | 8 |
| 2021 | 8 | 19 |
| 2022 | 17 | 32 |
| 2023 | 12 | 17 |
| 2024 | 33 | 20 |
| 2025 | 12 | 17 |
| 2026 | 16 | 9 |
By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.
Recent patents
- Cache structure and utilization6 Oct 2026US 12,754,876 B2Intel Corporation
- Systems and methods for updating memory side caches in a multi-GPU configuration15 Sep 2026US 12,737,317 B2Intel Corporation
- Cache structure and utilization15 Sep 2026US 12,737,318 B2Intel Corporation
- Asynchronous accumulator using logarithmic-based arithmetic8 Sep 2026US 12,731,019 B2NVIDIA Corporation
- Multi-tile memory management for detecting cross tile access providing multi-tile inference scaling and providing page migration21 Jul 2026US 12,688,146 B2Intel Corporation
- Arithmetic circuit and memory including the same8 Oct 2026US 2026/0310749 A1SK hynix Inc.
- Dataflow architecture for high-performance asics17 Sep 2026US 2026/0277548 A1XgenSilicon Inc.
- Scheduling Tasks Using Work Fullness Counter17 Sep 2026US 2026/0277670 A1Imagination Technologies Limited
- Memory controller management techniques30 Jul 2026US 2026/0220078 A1Intel Corporation
- Systems and methods for updating memory side caches in a multi-gpu configuration23 Jul 2026US 2026/0211839 A1Intel Corporation
Most cited
By later US patents
- Devices and methods with programmable logic and digital signal processing regions256US 6,538,470 B1Altera Corporation · 2003
- Bit slice microprogrammable processor for signal processing applications238US 4,393,468 AAdvanced Micro Devices, Inc. · 1983
- Carry chain circuit with flexible carry function for implementing arithmetic and logical functions152US 5,898,602 AXilinx, Inc. · 1999
- Look up table implementation of fast carry for adders and counters136US 5,274,581 AAltera Corporation · 1993
- Merge/mask, rotate/shift, and boolean operations from two instruction sets executed in a vectored mux on a dual-ALU125US 5,781,457 AExponential Technology, Inc. · 1998