G06F 7/5318
With column wise addition of partial products
Official title: {with column wise addition of partial products, e.g. using Wallace tree, Dadda counters (G06F7/5324 takes precedence)}
G06F7/5318 (With column wise addition of partial products) appears on 143 US grants and 112 published applications in this corpus.
Search patents in G06F- Granted patents
- 143
- Published applications
- 112
- Assignees
- 90
- Inventors
- 271
- Latest grant
- 11 Aug 2026
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1976 | 1 | 0 |
| 1977 | 0 | 0 |
| 1978 | 0 | 0 |
| 1979 | 1 | 0 |
| 1980 | 1 | 0 |
| 1981 | 0 | 0 |
| 1982 | 0 | 0 |
| 1983 | 0 | 0 |
| 1984 | 0 | 0 |
| 1985 | 1 | 0 |
| 1986 | 0 | 0 |
| 1987 | 0 | 0 |
| 1988 | 1 | 0 |
| 1989 | 1 | 0 |
| 1990 | 3 | 0 |
| 1991 | 2 | 0 |
| 1992 | 7 | 0 |
| 1993 | 2 | 0 |
| 1994 | 3 | 0 |
| 1995 | 2 | 0 |
| 1996 | 5 | 0 |
| 1997 | 1 | 0 |
| 1998 | 4 | 0 |
| 1999 | 8 | 0 |
| 2000 | 6 | 0 |
| 2001 | 3 | 4 |
| 2002 | 14 | 6 |
| 2003 | 4 | 6 |
| 2004 | 6 | 8 |
| 2005 | 4 | 6 |
| 2006 | 7 | 9 |
| 2007 | 6 | 3 |
| 2008 | 3 | 1 |
| 2009 | 2 | 5 |
| 2010 | 2 | 1 |
| 2011 | 2 | 1 |
| 2012 | 7 | 2 |
| 2013 | 1 | 3 |
| 2014 | 5 | 0 |
| 2015 | 2 | 1 |
| 2016 | 0 | 0 |
| 2017 | 0 | 0 |
| 2018 | 1 | 1 |
| 2019 | 1 | 2 |
| 2020 | 1 | 4 |
| 2021 | 6 | 6 |
| 2022 | 3 | 13 |
| 2023 | 1 | 4 |
| 2024 | 4 | 11 |
| 2025 | 7 | 9 |
| 2026 | 2 | 6 |
By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.
Recent patents
- Multi-chip electro-photonic network11 Aug 2026US 12,706,680 B2Celestial AI Inc.
- Multi-mode fusion multiplier30 Jun 2026US 12,669,981 B2Huawei Technologies Co., Ltd.
- Electro-photonic network for machine learning8 Jul 2025US 12,353,006 B2Celestial AI Inc.
- Clock signal distribution using photonic fabric24 Jun 2025US 12,339,490 B2Celestial AI Inc.
- Electro-photonic network for machine learning24 Jun 2025US 12,339,492 B2Celestial AI Inc.
- Electro-Photonic Network For Machine Learning17 Sep 2026US 2026/0276886 A1Celestial AI Inc.
- Digital neural network13 Aug 2026US 2026/0235805 A1Sicily Merger Sub II, Inc.
- Full adder and full adder trees implementing negative outputs13 Aug 2026US 2026/0236227 A1Taiwan Semiconductor Manufacturing Company.Ltd
- Computing device and computing method23 Jul 2026US 2026/0211974 A1Preferred Networks, Inc.
- Convolution Circuit, Convolution Computing Method, Chip, and Electronic Device7 May 2026US 2026/0127241 A1Huawei Technologies Co., Ltd.
Most cited
By later US patents
- Digital multiplier employing CMOS transistors162US 5,095,457 ASamsung Electronics Co., Ltd. · 1992
- Arithmetic processing107US 5,978,827 ACanon Kabushiki Kaisha · 1999
- Multiply-accumulate (MAC) unit for single-instruction/multiple-data (SIMD) instructions82US 7,107,305 B2Intel Corporation · 2006
- High speed digital parallel multiplier78US 5,465,226 AFujitsu Limited · 1995
- Fast regular multiplier architecture72US 6,029,187 AAtmel Corporation · 2000