Arithmetic processing
AssigneeCanon Kabushiki Kaisha
InventorTakeshi Ichikawa
Life of this patent
Estimating the term…
Abstract
In a processor for performing operations including an addition of a plurality of multiple bit data, values on common places of a plurality of multiple bit data are entered in parallel into number detectors set for respective places, the number of the high signals in the input values is output in the binary notation, and outputs from a plurality of NDs are added by full adders to execute a high speed operation without carries. In addition, values with no common places are integrated into single data before being added.
Claims44
A processor for adding together a plurality of binary values each having multiple bits comprising:
- number detection means for detecting the number of bits having value 1 from the plurality of binary values with respect to each bit place in multiple bits by determining whether or not the number is less than each of a plurality of predetermined values, respectively and outputting the detected number in binary representation as an addition result for each bit place;
- and
- addition means for calculating a sum of the addition result output from said number detection means.
A processor for adding together a plurality of binary values each having multiple bits comprising:
- number detection means for detecting the number of bits having value 1 from the plurality of binary values with respect to each bit place in multiple bits by determining whether or not the number accords to a predetermined value and outputting the detected number in binary representation as an addition result for each bit place;
- and
- addition means for calculating a sum of the addition result output from said number detection means,
- wherein said number detection means detects the number of bits having value 1 on respective places in multiple bits of the plurality of binary values in parallel, and
- wherein said number detection means includes a plurality of majority logic operation means.
A processor for multiplying by each other a plurality of binary values each having multiple bits, comprising:
- partial product generation means for generating partial products of the plurality of binary values;
- number detection means for detecting the number of bits having value 1 from a plurality of partial products generated by said partial product generation means, with respect to each bit place in multiple bits of the partial products by determining whether or not the number is less than each of a plurality of predetermined values, respectively and outputting the detected number in binary representation as an addition result for each bit place to add the partial products on respective places individually;
- and
- addition means for calculating a sum of the addition results output from said number detection means.
An operation method of adding together a plurality of binary values each having multiple bits comprising the steps of:
- detecting the number of bits having value 1 from the plurality of binary values with respect to each bit place in multiple bits by determining whether or not the number is less than each of a plurality of predetermined values, respectively;
- outputting the detected number in binary representation as an addition result for each bit place;
- and
- calculating a sum of the addition results output in said outputting step.
An operation method of multiplying by each other a plurality of binary values each having multiple bits, comprising the steps of:
- generating partial products of the plurality of binary values;
- detecting the number of bits having value 1 from a plurality of partial products generated in said generating step, with respect to each bit place in multiple bit of the partial products by determining whether or not the number is less than each of a plurality of predetermined values, respectively;
- outputting the detected number in binary representation as an addition result for each bit place;
- and
- calculating a sum of the addition results output in said outputting step.
A data processor comprising:
- input means for entering data;
- storing means for storing data;
- processing means for processing data stored by said storing means and data entered from said input means in a given processing procedure;
- and
- output means for outputting processing results form said processing means,
- wherein said processing means comprises
- number detection means for detecting the number of bits having value 1 from a plurality of binary value data with respect to each bit place in multiple bits by determining whether or not the number is less than each of a plurality of predetermined values, respectively at a time and outputting the detected number in binary representation as an addition result for each bit place, and
- addition means for calculating a sum of the addition results output from said number detection means.
Dependencies are inferred from the claim text.