H03K 2005/00136
Avoiding asymmetry of delay for leading or trailing edge
Official title: {Avoiding asymmetry of delay for leading or trailing edge; Avoiding variations of delay due to threshold}
H03K2005/00136 (Avoiding asymmetry of delay for leading or trailing edge) appears on 43 US grants and 35 published applications in this corpus.
Search patents in H03K- Granted patents
- 43
- Published applications
- 35
- Assignees
- 36
- Inventors
- 70
- Latest grant
- 10 Dec 2024
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1992 | 2 | 0 |
| 1993 | 0 | 0 |
| 1994 | 2 | 0 |
| 1995 | 0 | 0 |
| 1996 | 0 | 0 |
| 1997 | 0 | 0 |
| 1998 | 0 | 0 |
| 1999 | 2 | 0 |
| 2000 | 1 | 0 |
| 2001 | 0 | 0 |
| 2002 | 4 | 2 |
| 2003 | 0 | 1 |
| 2004 | 0 | 1 |
| 2005 | 2 | 3 |
| 2006 | 2 | 0 |
| 2007 | 1 | 1 |
| 2008 | 2 | 8 |
| 2009 | 4 | 3 |
| 2010 | 3 | 6 |
| 2011 | 6 | 4 |
| 2012 | 5 | 2 |
| 2013 | 1 | 1 |
| 2014 | 2 | 0 |
| 2015 | 0 | 1 |
| 2016 | 1 | 0 |
| 2017 | 0 | 0 |
| 2018 | 0 | 0 |
| 2019 | 1 | 0 |
| 2020 | 0 | 0 |
| 2021 | 0 | 0 |
| 2022 | 0 | 0 |
| 2023 | 0 | 1 |
| 2024 | 2 | 1 |
By publication year. Applications have been published since 2001.
Recent patents
- Managing signal transfers in semiconductor devices10 Dec 2024US 12,166,486 B2Macronix International Co., Ltd.
- Techniques to reduce the effect of pad asymmetry and signal routing on resolution of PWM or PFM signals23 Jan 2024US 11,881,861 B2Infineon Technologies AG
- Low frequency variation calibration circuitry5 Mar 2019US 10,224,908 B1Altera Corporation
- Glitch free input transition detector19 Apr 2016US 9,319,038 B2Integrated Silicon Solution, Inc.
- Glitch-free input transition detector18 Nov 2014US 8,890,575 B1Integrated Silicon Solution, Inc.
- Managing signal transfers in semiconductor devices9 May 2024US 2024/0154607 A1Macronix International Co., Ltd.
- Techniques to reduce the effect of pad asymmetry and signal routing on resolution of pwm or pfm signals27 Jul 2023US 2023/0238949 A1Infineon Technologies AG
- Glitch-free input transition detector2 Apr 2015US 2015/0091628 A1Integrated Silicon Solution, Inc.
- NMOS Buffer for High-Speed Low-Resolution Current Steering Digital-to-Analog Converters14 Mar 2013US 2013/0063292 A1MStar Semiconductor, Inc.
- Processing clock signals5 Jul 2012US 2012/0169393 A1STMicroelectronics Pvt. Ltd.
Most cited
By later US patents
- System and method for controlling delay times in floating-body CMOSFET inverters21US 6,404,243 B1Hewlett-Packard Company · 2002
- Architecture for programmable delay line integrated circuit18US 5,355,038 ADallas Semiconductor Corporation · 1994
- Buffer circuit, buffer tree, and semiconductor device16US 6,933,750 B2NEC Electronics Corporation · 2005
- Programmable delay line integrated circuit having programmable resistor circuit14US 5,144,173 ADallas Semiconductor Corporation · 1992
- Clock skew circuit13US 6,005,430 ATexas Instruments Incorporated · 1999