G06F 9/30065
Loop control instructions
Official title: {Loop control instructions; iterative instructions, e.g. LOOP, REPEAT}
G06F9/30065 (Loop control instructions) appears on 476 US grants and 510 published applications in this corpus.
Search patents in G06F- Granted patents
- 476
- Published applications
- 510
- Assignees
- 138
- Inventors
- 954
- Latest grant
- 6 Oct 2026
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1988 | 1 | 0 |
| 1989 | 1 | 0 |
| 1990 | 0 | 0 |
| 1991 | 1 | 0 |
| 1992 | 0 | 0 |
| 1993 | 0 | 0 |
| 1994 | 1 | 0 |
| 1995 | 1 | 0 |
| 1996 | 6 | 0 |
| 1997 | 7 | 0 |
| 1998 | 15 | 0 |
| 1999 | 1 | 0 |
| 2000 | 6 | 0 |
| 2001 | 0 | 0 |
| 2002 | 2 | 4 |
| 2003 | 5 | 6 |
| 2004 | 4 | 7 |
| 2005 | 1 | 8 |
| 2006 | 5 | 3 |
| 2007 | 6 | 4 |
| 2008 | 4 | 2 |
| 2009 | 2 | 13 |
| 2010 | 7 | 8 |
| 2011 | 11 | 10 |
| 2012 | 4 | 8 |
| 2013 | 9 | 7 |
| 2014 | 4 | 33 |
| 2015 | 14 | 15 |
| 2016 | 21 | 17 |
| 2017 | 18 | 21 |
| 2018 | 25 | 25 |
| 2019 | 27 | 39 |
| 2020 | 27 | 33 |
| 2021 | 42 | 46 |
| 2022 | 37 | 44 |
| 2023 | 42 | 47 |
| 2024 | 52 | 45 |
| 2025 | 37 | 34 |
| 2026 | 30 | 31 |
By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.
Recent patents
- Cache structure and utilization6 Oct 2026US 12,754,876 B2Intel Corporation
- Systems and methods for updating memory side caches in a multi-GPU configuration15 Sep 2026US 12,737,317 B2Intel Corporation
- Cache structure and utilization15 Sep 2026US 12,737,318 B2Intel Corporation
- Neural network compute tile8 Sep 2026US 12,730,634 B2Google Inc.
- Method and apparatus for permuting streamed data elements8 Sep 2026US 12,730,758 B2Texas Instruments Incorporated
- Descriptor-based hardware prefetcher1 Oct 2026US 2026/0299948 A1Advanced Micro Devices, Inc.
- Simulation apparatus, simulation method, and non-transitory computer readable medium1 Oct 2026US 2026/0299951 A1Renesas Electronics Corporation
- Method and apparatus for parallel pointer operations17 Sep 2026US 2026/0277609 A1Electronics and Telecommunications Research Institute
- Accelerating linear algebra kernels for any processor architecture10 Sep 2026US 2026/0267641 A1NVIDIA Corporation
- Value data selection10 Sep 2026US 2026/0267686 A1
Most cited
By later US patents
- Neural network compute tile136US 9,710,265 B1Google Inc. · 2017
- Microprocessor with repeat prefetch instruction112US 6,832,296 B2IP-First, LLC · 2004
- Synchronous processor with simultaneous instruction processing and data transfer111US 5,038,282 AMassachusetts Institute of Technology · 1991
- Scientific processor to support a host processor referencing common memory105US 4,873,630 AUnisys Corporation · 1989
- High performance microprocessor having variable speed system clock104US 5,809,336 APatriot Scientific Corporation · 1998