G06F 7/5013
Using algebraic addition of the input signals
Official title: {using algebraic addition of the input signals, e.g. Kirchhoff adders}
G06F7/5013 (Using algebraic addition of the input signals) appears on 20 US grants and 9 published applications in this corpus.
Search patents in G06F- Granted patents
- 20
- Published applications
- 9
- Assignees
- 11
- Inventors
- 35
- Latest grant
- 15 Aug 2017
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1979 | 1 | 0 |
| 1980 | 0 | 0 |
| 1981 | 0 | 0 |
| 1982 | 0 | 0 |
| 1983 | 0 | 0 |
| 1984 | 0 | 0 |
| 1985 | 0 | 0 |
| 1986 | 0 | 0 |
| 1987 | 0 | 0 |
| 1988 | 0 | 0 |
| 1989 | 0 | 0 |
| 1990 | 1 | 0 |
| 1991 | 2 | 0 |
| 1992 | 0 | 0 |
| 1993 | 1 | 0 |
| 1994 | 1 | 0 |
| 1995 | 1 | 0 |
| 1996 | 1 | 0 |
| 1997 | 0 | 0 |
| 1998 | 0 | 0 |
| 1999 | 1 | 0 |
| 2000 | 1 | 0 |
| 2001 | 3 | 4 |
| 2002 | 3 | 0 |
| 2003 | 2 | 2 |
| 2004 | 0 | 0 |
| 2005 | 0 | 0 |
| 2006 | 0 | 0 |
| 2007 | 0 | 0 |
| 2008 | 0 | 0 |
| 2009 | 0 | 0 |
| 2010 | 0 | 0 |
| 2011 | 0 | 0 |
| 2012 | 0 | 0 |
| 2013 | 0 | 1 |
| 2014 | 1 | 0 |
| 2015 | 0 | 0 |
| 2016 | 0 | 1 |
| 2017 | 1 | 0 |
| 2018 | 0 | 0 |
| 2019 | 0 | 0 |
| 2020 | 0 | 0 |
| 2021 | 0 | 0 |
| 2022 | 0 | 0 |
| 2023 | 0 | 0 |
| 2024 | 0 | 0 |
| 2025 | 0 | 1 |
By publication year. Applications have been published since 2001.
Recent patents
- Multi-bit full adder based on resistive-switching devices and operation methods thereof15 Aug 2017US 9,733,900 B2Peking University
- Method of pattern recognition for artificial intelligence4 Nov 2014US 8,880,453 B2
- Fast chainable carry look-ahead adder2 Dec 2003US 6,658,446 B1Atmel Grenoble S,A.
- Microprocessor and a digital signal processor including adder and multiplier circuits employing logic gates having discrete and weighted inputs4 Feb 2003US 6,516,331 B2Rn2R, L.L.C.
- Adder circuit employing logic gates having discrete weighted inputs and a method of operation therewith31 Dec 2002US 6,502,120 B2Rn2R, L.L.C.
- Matrix Multiplier Caching27 Mar 2025US 2025/0103292 A1Apple Inc.
- Multi-bit full adder based on resistive-switching devices and operation methods thereof27 Oct 2016US 2016/0313975 A1Peking University
- Method of Pattern Recognition for Artificial Intelligence28 Feb 2013US 2013/0054504 A1
- A Microprocessor and a digital signal processor including adder and multiplier circuits employing logic gates having discrete and weighted inputs6 Feb 2003US 2003/0028575 A1Rn2R, L.L.C.
- Adder and multiplier circuits employing logic gates having discrete, weighted inputs and methods of performing combinatorial operations therewith9 Jan 2003US 2003/0009504 A1Rn2R, L.L.C.
Most cited
By later US patents
- Logic circuit utilizing capacitive coupling, an AD converter and a DA converter104US 6,043,675 AFujitsu Limited · 2000
- A/D converter with input capacitor, feedback capacitor, and two invertors95US 6,208,282 B1Fujitsu Limited · 2001
- Semiconductor devices utilizing neuron MOS transistors18US 5,587,668 A1996
- Semiconductor functional element14US 5,003,360 AFujitsu Limited · 1991
- Neural network implementation of a binary adder12US 5,016,211 ASamsung Electronics Co., Ltd. · 1991