H03L 7/181
A numerical count result being used for locking the loop, the counter
Official title: a numerical count result being used for locking the loop, the counter counting during fixed time intervals {(H03L7/1806 takes precedence)}
H03L7/181 (A numerical count result being used for locking the loop, the counter) appears on 172 US grants and 108 published applications in this corpus.
Search patents in H03L- Granted patents
- 172
- Published applications
- 108
- Assignees
- 116
- Inventors
- 286
- Latest grant
- 20 Jan 2026
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1976 | 1 | 0 |
| 1977 | 1 | 0 |
| 1978 | 3 | 0 |
| 1979 | 2 | 0 |
| 1980 | 0 | 0 |
| 1981 | 2 | 0 |
| 1982 | 1 | 0 |
| 1983 | 0 | 0 |
| 1984 | 1 | 0 |
| 1985 | 3 | 0 |
| 1986 | 0 | 0 |
| 1987 | 3 | 0 |
| 1988 | 1 | 0 |
| 1989 | 3 | 0 |
| 1990 | 2 | 0 |
| 1991 | 0 | 0 |
| 1992 | 2 | 0 |
| 1993 | 1 | 0 |
| 1994 | 0 | 0 |
| 1995 | 2 | 0 |
| 1996 | 3 | 0 |
| 1997 | 6 | 0 |
| 1998 | 5 | 0 |
| 1999 | 6 | 0 |
| 2000 | 13 | 0 |
| 2001 | 7 | 0 |
| 2002 | 5 | 9 |
| 2003 | 3 | 1 |
| 2004 | 3 | 2 |
| 2005 | 2 | 2 |
| 2006 | 2 | 6 |
| 2007 | 2 | 1 |
| 2008 | 3 | 21 |
| 2009 | 5 | 4 |
| 2010 | 7 | 4 |
| 2011 | 8 | 3 |
| 2012 | 3 | 2 |
| 2013 | 5 | 0 |
| 2014 | 1 | 2 |
| 2015 | 3 | 2 |
| 2016 | 2 | 10 |
| 2017 | 9 | 10 |
| 2018 | 8 | 7 |
| 2019 | 8 | 5 |
| 2020 | 7 | 5 |
| 2021 | 7 | 6 |
| 2022 | 6 | 1 |
| 2023 | 1 | 0 |
| 2024 | 1 | 2 |
| 2025 | 2 | 2 |
| 2026 | 1 | 1 |
By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.
Recent patents
- PLL circuit and method for generating a modulated carrier signal20 Jan 2026US 12,531,514 B2Sony Semiconductor Solutions Corporation
- Adaptive voltage converter8 Jul 2025US 12,353,234 B2Ambiq Micro, Inc.
- Compact frequency-locked loop architecture for digital clocking25 Mar 2025US 12,261,612 B2QUALCOMM Incorporated
- Adaptive voltage converter30 Jan 2024US 11,886,234 B2Ambiq Micr, Inc.
- Oscillator frequency adjustment14 Nov 2023US 11,817,870 B2Renesas Electronics Corporation
- Reference clock generating circuit16 Apr 2026US 2026/0106602 A1Research & Business Foundation Sungkyunkwan University
- Adaptive voltage converter25 Sep 2025US 2025/0298430 A1Ambiq Micro, Inc.
- Pll circuit and method for generating a modulated carrier signal3 Apr 2025US 2025/0112595 A1Sony Semiconductor Solutions Corporation
- Compact frequency-locked loop architecture for digital clocking5 Sep 2024US 2024/0297654 A1QUALCOMM Incorporated
- Adaptive Voltage Converter11 Apr 2024US 2024/0118725 A1Ambiq Micro, Inc.
Most cited
By later US patents
- Clock recovery using a direct smoothing process244US 7,130,368 B1Nortel Network Limited · 2006
- Phase comparison and phase adjustment for synchronization to a reference signal that is asynchronous with respect to a digital sampling clock122US 6,310,653 B12001
- Digital delay lock loop for clock signal frequency multiplication87US 5,771,264 AAltera Corporation · 1998
- Clock recovery apparatus as for a compressed video signal65US 5,381,181 AThomson Consumer Electronics, Inc. · 1995
- System and method for oscillator self-calibration using AC line frequency59US 6,973,400 B2Itron, Inc. · 2005