G06F 2212/303
In peripheral interface
Official title: In peripheral interface, e.g. I/O adapter or channel
G06F2212/303 (In peripheral interface) appears on 68 US grants and 62 published applications in this corpus.
Search patents in G06F- Granted patents
- 68
- Published applications
- 62
- Assignees
- 34
- Inventors
- 156
- Latest grant
- 5 May 2026
Filings by year
| Year | Granted patents | Published applications |
|---|---|---|
| 1993 | 1 | 0 |
| 1994 | 0 | 0 |
| 1995 | 0 | 0 |
| 1996 | 0 | 0 |
| 1997 | 0 | 0 |
| 1998 | 2 | 0 |
| 1999 | 0 | 0 |
| 2000 | 1 | 0 |
| 2001 | 1 | 1 |
| 2002 | 1 | 0 |
| 2003 | 1 | 2 |
| 2004 | 2 | 0 |
| 2005 | 1 | 1 |
| 2006 | 1 | 1 |
| 2007 | 1 | 1 |
| 2008 | 1 | 0 |
| 2009 | 1 | 2 |
| 2010 | 1 | 0 |
| 2011 | 1 | 1 |
| 2012 | 1 | 4 |
| 2013 | 1 | 2 |
| 2014 | 2 | 0 |
| 2015 | 3 | 9 |
| 2016 | 4 | 5 |
| 2017 | 3 | 4 |
| 2018 | 9 | 5 |
| 2019 | 5 | 5 |
| 2020 | 4 | 1 |
| 2021 | 3 | 6 |
| 2022 | 5 | 2 |
| 2023 | 4 | 6 |
| 2024 | 3 | 1 |
| 2025 | 4 | 3 |
| 2026 | 1 | 0 |
By publication year. Applications have been published since 2001. 2026 runs to 8 Oct.
Recent patents
- Memory controller reservation of resources for cache hit5 May 2026US 12,619,558 B2Apple Inc.
- Data transmission method, chip, and device2 Dec 2025US 12,487,963 B2Huawei Technologies Co., Ltd.
- Technologies for offload device fetching of address translations10 Jun 2025US 12,326,816 B2Intel Corporation
- Serial transmission controller and data transmission method thereof11 Feb 2025US 12,222,886 B2Shanghai Zhaoxin Semiconductor Co., Ltd.
- Metadata processing method to improve data read/write efficiency of a storage device11 Feb 2025US 12,223,171 B2Huawei Technologies Co., Ltd.
- Method and apparatus for improving raid controller performance with cache enhancements30 Oct 2025US 2025/0335105 A1Dell Products L. P.
- Memory Controller Reservation of Resources for Cache Hit27 Mar 2025US 2025/0103477 A1Apple Inc.
- Memory Controller Reservation of Retry Queue27 Mar 2025US 2025/0103520 A1Apple Inc.
- Pcie peripheral sharing17 Oct 2024US 2024/0345970 A1Texas Instruments Incorporated
- Method, system, and apparatus for supporting multiple address spaces to facilitate data movement5 Oct 2023US 2023/0315625 A1ATI Technologies ULC
Most cited
By later US patents
- Single-sided distributed cache system107US 9,164,702 B1Google Inc. · 2015
- Maintaining data coherency between a central cache, an I/O cache and a memory73US 5,247,648 ASun Microsystems, Inc. · 1993
- High speed flexible slave interface for parallel common bus to local cache buffer70US 5,761,707 ASun Microsystems, Inc. · 1998
- System and method for managing data in an asynchronous I/O cache memory35US 6,457,105 B1Hewlett-Packard Company · 2002
- Bus bridge28US 6,128,684 ANEC Corporation · 2000