Notch-free etching of high aspect SOI structures using alternating deposition and etching and pulsed plasma
AssigneeUnaxis USA Inc.
InventorsRussell Westerman, David Johnson, Shouliang Lai
Life of this patent
Estimating the term…
Loading patent…
AssigneeUnaxis USA Inc.
InventorsRussell Westerman, David Johnson, Shouliang Lai
Estimating the term…
A method of preventing notching during a cyclical etching and deposition of a substrate with an inductively coupled plasma source is provided by the present invention. In accordance with the method, the inductively coupled plasma source is pulsed to prevent charge build up on the substrate. The off state of the inductively coupled plasma source is selected to be long enough that charge bleed off can occur, but not so long that reduced etch rates result due to a low duty cycle. The pulsing may be controlled such that it only occurs when the substrate is etched such that an insulating layer is exposed. A bias voltage may also be provided to the insulating layer and the bias voltage may be pulsed in phase or out of phase with the pulsing of the inductively coupled plasma source.
A method for anisotropically etching a feature in a substrate comprising the steps of:
A method of etching a feature in a silicon substrate provided on an insulating layer as part of a cyclical deposition/etching process, said method comprising etching the substrate with an inductively coupled plasma from an inductively coupled plasma source while pulsing the inductively coupled plasma source.
A method of constructing a structure on a substrate, said method comprising alternatively performing a deposition step and an etching step wherein an inductively coupled plasma source is pulsed during the etching step to prevent notching.
Dependencies are inferred from the claim text.