Method for performing pattern decomposition for a full chip design
AssigneeASML Netherlands B.V.
InventorsLuoqui Chen, Hong Chen, Jiangwei Li, Robert John Socha
Life of this patent
Estimating the term…
Loading patent…
AssigneeASML Netherlands B.V.
InventorsLuoqui Chen, Hong Chen, Jiangwei Li, Robert John Socha
Estimating the term…
A method for decomposing a target pattern containing features to be printed on a wafer into multiple patterns. The method includes the steps of segmenting the target pattern into a plurality of patches; identifying critical features within each patch which violate minimum spacing requirements; generating a critical group graph for each of the plurality of patches having critical features, where the critical group graph of a given patch defines a coloring scheme of the critical features within the given patch, and the critical group graph identifies critical features extending into adjacent patches to the given patch; generating a global critical group graph for the target pattern, where the global critical group graph includes the critical group graphs of each of the plurality of patches, and an identification of the features extending into adjacent patches; and coloring the target pattern based on the coloring scheme defined by the global critical group graph.
A computer-implemented method for decomposing a target pattern containing features to be printed on a wafer, into multiple patterns, comprising the steps of:
A non-transitory computer readable storage medium having stored thereon a computer program for decomposing a target pattern containing features to be printed on a wafer, into multiple patterns, when executed, causing a computer to perform the steps of:
A device manufacturing method comprising the steps of:
A computer-implemented method for forming masks for use in a photolithography process for imaging a target pattern containing features to be printed on a wafer, comprising the steps of:
Dependencies are inferred from the claim text.