Semiconductor device and manufacturing method thereof
AssigneeHitachi, Ltd.
InventorsHiroyuki Enomoto, Taro Asai, Shuntaro Machida
Life of this patent
Estimating the term…
Loading patent…
AssigneeHitachi, Ltd.
InventorsHiroyuki Enomoto, Taro Asai, Shuntaro Machida
Estimating the term…
A method for improving productivity when manufacturing a semiconductor device. A lower electrode, insulating films, an upper electrode and insulating films are formed on a semiconductor substrate in a sensor region. A cavity is formed between the insulator films above the lower electrode. The lower electrode, insulating film, the cavity and insulating film, and an upper electrode form a variable capacity sensor. The cavity is formed by etching a sacrificial pattern between the insulation films by way of a hole formed in a pair of insulation films. Other than in the above sensor region, a dummy lower electrode and four insulating films are formed on the TEG region on the semiconductor substrate; and a dummy cavity is formed between a pair of insulation films above the lower electrode however no conductive layer on the same layer as the upper electrode is formed on the dummy cavity.
A semiconductor device whose main surface contains a sensor region where multiple sensor cells are formed, comprising:
A semiconductor device whose main surface contains a sensor region formed from multiple sensor cells, comprising:
Dependencies are inferred from the claim text.