Back to results
US 7,410,870 B2Granted
Methods of forming non-volatile memory devices and devices formed thereby
AssigneeSamsung Electronics Co., Ltd.
InventorsJong-Won Kim, Jong-Ho Park, Yong-Seok Kim
Life of this patent
Estimating the term…
Abstract
Methods of forming non-volatile memory devices include steps to define features that enhance shielding of electronic interference between adjacent floating gate electrodes and improve leakage current and threshold voltage characteristics. These features also support improved leakage current and threshold voltage characteristics in string selection transistors that are coupled to non-volatile memory cells.
Claims8
A method of forming a flash memory device, comprising the steps of:
- forming first and second trench isolation regions at side-by-side locations in a semiconductor substrate;
- forming a gate electrode of a string selection transistor on a portion of the semiconductor substrate extending between the first and second trench isolation regions;
- forming first and second trenches in the first and second trench isolation regions, respectively;
- depositing an inter-gate dielectric layer on the bottoms and sidewalls of the first and second trenches and on sidewalls and an upper surface of the gate electrode;
- depositing a first control conductive layer on the inter-gate dielectric layer;
- selectively etching the first control conductive layer and the inter-gate dielectric layer in sequence to expose the sidewalls and the upper surface of the gate electrode and define first and second control gate electrode segments that are separated from bottoms and sidewalls of the first and second trenches, respectively, by first and second inter-gate dielectric layer segments ;
- and
- forming a string selection line that extends on the first and second inter-gate dielectric layer segments and electrically contacts an upper surface and sidewalls of the gate electrode by depositing a second control conductive layer directly on the upper surface and sidewalls of the gate electrode and then selectively etching the second control conductive layer and the first control conductive layer in sequence to define the string selection line on the gate electrode and further define a control gate electrode of a memory cell transistor within the flash memory device.
5 more elements
A method of fabricating a NAND flash memory device, comprising:
- forming an isolation pattern on a semiconductor substrate including a memory transistor region and a selection transistor region to define an active region;
- sequentially stacking a gate insulating layer and a floating conductive pattern on the active region;
- sequentially stacking an inter-gate dielectric layer and a first control conductive layer on the resultant structure having the floating conductive pattern;
- forming an opening to expose a top surface of the floating conductive pattern in the selection transistor region by patterning the first control conductive layer and the inter-gate dielectric layer;
- forming a second control conductive layer that is in contact with the top surface of the floating conductive pattern through the opening;
- forming a memory gate pattern and a selection gate pattern by patterning the second control conductive layer, the first control conductive layer, the inter-gate dielectric layer, and the floating conductive pattern, each gate pattern including a floating gate electrode, an inter-gate dielectric pattern, a first control gate electrode, and a second control gate electrode that are sequentially stacked,
- wherein the memory gate pattern and the selection gate pattern are formed in the memory transistor region and the selection transistor region, respectively, and run across the active region;
- wherein the exposing of the top surface of the floating conductive pattern is performed so that the first control conductive layer is left on the isolation pattern in the selection transistor region.
5 more elements
Dependencies are inferred from the claim text.