System and method for selectivity etching an integrated circuit
AssigneeApplied Micro Circuits Corporation
InventorJoseph M. Patterson
Life of this patent
Estimating the term…
Loading patent…
AssigneeApplied Micro Circuits Corporation
InventorJoseph M. Patterson
Estimating the term…
A method is provided for selectively marking a region of integrated circuit (IC). The method provides an IC die with a first region located on a backside surface of a bulk silicon (Si) layer. A semi-transparent film is formed overlying the bulk Si layer, semi-transparent to light having a first wavelength. The semi-transparent film is irradiated with light having the first wavelength in the range of 1 to 2 microns. In response to irradiating the semi-transparent film with a first power density, the IC die first region is located. Then, in response to irradiating the semi-transparent film with a second power density, greater than the first power density, a region of the semi-transparent film is marked overlying the IC die first region. In one aspect, a region of the bulk Si layer underlying the marked (or ablated away) semi-transparent film is selectively etched to expose the IC die first region.
A method for selectively marking a region of integrated circuit (IC), the method comprising:
A method for selectively exposing a region of integrated circuit (IC) die, the method comprising:
A method for selectively marking a region of integrated circuit (IC), the method comprising:
Dependencies are inferred from the claim text.