Semiconductor device and memory device
AssigneeKabushiki Kaisha Toshiba
InventorsNaoharu Sugiyama, Atsushi Kurobe
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsNaoharu Sugiyama, Atsushi Kurobe
Estimating the term…
A semiconductor device includes a superlattice having a first semiconductor layer having a first band-gap, a second semiconductor layer having a band-gap narrower than the first band-gap, the superlattice having a band structure with an energy level of a conduction band of the second semiconductor layer being lower than an energy level of a conduction band of the first semiconductor layer and an energy level of a valence band of the second semiconductor layer being lower than an energy level of a valence band of the first semiconductor layer, or a band structure with an energy level of a conduction band of the second semiconductor layer being higher than an energy level of a conduction band of the first semiconductor layer and an energy level of a valence band of the second semiconductor layer being lower than an energy level of a valence band of the first semiconductor layer, an exposed face formed on a plane different from a plane orientation on which the superlattice is formed, an end face of the superlattice being exposed to the exposed face, and a channel being formed on the exposed face.
A semiconductor device comprising:
A semiconductor device comprising:
A semiconductor device comprising:
A semiconductor device comprising:
Dependencies are inferred from the claim text.