Self-shielding inductor for multi-layer semiconductor integrated circuits
AssigneePhilips Electronics North America Corporation
InventorSheng-Hann Lee
Life of this patent
Estimating the term…
Loading patent…
AssigneePhilips Electronics North America Corporation
InventorSheng-Hann Lee
Estimating the term…
An inductive structure for an integrated circuit. The inductor has a first turn that shields the other turns of the inductor from a proximate ground plane. Multiple turns are disposed one above another in respective metalization layers of the integrated circuit. The turns are partial loops and are electrically coupled end-to-end with vias. Predetermined ones of the turns have additional portions in different layers. An additional portion of a turn is an electrically conductive strip deposited above the turn in a higher metalization layer and electrically coupled to the turn, thereby increasing the surface area of the turn and decreasing resistance of the turn. A buried n-type loop disposed below the first turn and below the surface of the substrate shields the first turn from the capacitive effects of the substrate.
A self-shielding inductor for a semiconductor integrated circuit, comprising:
A self-shielding inductor for a semiconductor integrated circuit, comprising:
A self-shielding inductor with resistance equalization for a semiconductor integrated circuit, comprising:
A self-shielding inductor with resistance equalization for a semiconductor integrated circuit, comprising:
A self-shielding inductor for a semiconductor integrated circuit, comprising:
Dependencies are inferred from the claim text.