Method of manufacturing a semiconductor memory having a memory cell array and a peripheral circuit portion so as to improve the characteristics of the device
AssigneeSony Corporation
InventorHideaki Kuroda
Life of this patent
Estimating the term…
Abstract
After an insulator film has been formed on an upper layer of a capacitor constituting a memory cell, the insulator film is wet etched using a photo resist covering only a peripheral circuit portion as a mask and using a plate electrode covering the whole of a memory cell array portion as a stopper. For this reason, a step between the memory cell array portion and the peripheral circuit portion, originating from the formation of the capacitor, is moderated by the insulator film retained only in the peripheral circuit portion.
Claims9
A method of manufacturing semiconductor memory device having a memory cell array portion and a peripheral circuit portion wherein each memory cell comprises a transistor and a capacitor, comprising steps of:
- forming said transistors on a semiconductor substrate of said memory cell array portion;
- forming said capacitors on said substrate of said memory cell array portion, each capacitor comprising a storage node electrode and a plate electrode provided on said node electrode;
- forming a first insulator film on the whole of said substrate on which said transistors and said capacitors are provided;
- forming a photo resist on said first insulator film which corresponds to said peripheral circuit portion;
- removing said first insulator film provided on said memory cell portion by using said photo resist as a mask;
- and
- forming a second insulator film on said plate electrodes of said capacitor and said first insulator film of said peripheral circuit portion.
A method of manufacturing semiconductor memory device having a memory cell array portion and a peripheral circuit portion wherein each memory cell comprises a transistor and a capacitor, comprising steps of:
- forming said transistors on a semiconductor substrate of said memory cell array portion;
- forming said capacitors on said substrate of said memory cell array portion, each capacitor comprising a storage node electrode and a plate electrode provided on said node electrode;
- forming a first insulator film on the whole of said substrate on which said transistors and said capacitors are provided;
- said first insulator film having a step portion,
- forming a first photo resist on said step portion of said first insulator film;
- forming a second photo resist such that an edge of said second photo resist is located on said first photo resist;
- removing said first insulator film provided on said memory cell portion by using said first and second photo resist as a mask;
- and
- forming a second insulator film on said plate electrodes of said capacitor and said first insulator film of said peripheral circuit portion.
Dependencies are inferred from the claim text.