Process for forming a via in an integrated circuit structure by etching through an insulation layer while inhibiting sputtering of underlying metal
AssigneeApplied Materials, Inc.
InventorsPaul Arleo, Jon Henri, Graham Hills, Jerry Wong, Robert Wu
Life of this patent
Estimating the term…