Self-aligned transistor method
AssigneeTexas Instruments Incorporated
InventorWilliam V. McLevige
Life of this patent
Estimating the term…
Abstract
A method of fabrication for self-aligned gallium arsenide transistors using metal implant masks is disclosed. Preferred embodiments include use of a dummy gate (150) made of aluminum (144) on top of titanium tungsten (142) as an implant mask for source (52) and drain (54) formation with the titanium tungsten (142) undercut so that deposited silicon dioxide (62) will form a self-aligned mask for the gate deposition after the dummy gate (150) is removed.
Claims10
A method of self-aligned semiconductor device fabricaton, comprising the steps of:
- (a) form a layer of a first dielectric on a semiconductor substrate;
- (b) form a layer of a first metal on said layer of first dielectric;
- (c) form patterned layer regions of a second metal on said first metal;
- (d) etch said first metal with an etchant that does not substantially etch said second metal or said first dielectric;
- said etching continued until all of said first metal is removed except for that portion of said first metal which is both beneath said patterned layer regions and at least a predetermined distance from the closest edge of said patterned layer regions;
- (e) implant dopants through said layer of first dielectric into said substrate to form doped regions in said substrate, said patterned layer regions and said first metal acting as an implant mask;
- (f) deposit a second dielectric on the exposed portion of said layer of first dielectric;
- (g) remove all of said first metal, thereby leaving an opening in said second dielectric which is aligned with said doped regions and is said predetermined distance from them;
- (h) remove the exposed portion of said layer of first dielectric to extend said opening to said substrate;
- (i) deposit a first contact in said opening and contacting said substrate;
- and
- (j) form further contacts to portions of said substrate away from said first contact.
A method of self-aligned semiconductor device fabrication, comprising the steps of:
- (a) form a layer of a first metal on a semiconductor substrate;
- (b) form patterned layer regions of a second metal on said first metal;
- (c) etch said first metal with an etchant that does not substantially etch said second metal or said substrate;
- said etching continued until all of said first metal is removed except for that portion of said first metal which is both beneath said patterned layer regions and at least a predetermined distance from the closest edge of said patterned layer regions;
- (d) implant dopants into said substrate to form doped regions in said substrate, said patterned layer regions and said first metal acting as an implant mask;
- (e) deposit a dielectric on the exposed portion of said substrate;
- (f) remove all of said first metal, thereby leaving an opening in said dielectric which is aligned with said doped regions and is said predetermined distance from them;
- (g) deposit a first contact in said opening and contacting said substrate;
- and
- (h) form further contacts to portions of said substrate away from said first contact.
Dependencies are inferred from the claim text.