EPROM and RAM cell layout with equal pitch for use in fault tolerant memory device or the like
AssigneeTexas Instruments Incorporated
InventorDavid J. McElroy
Life of this patent
Estimating the term…
Abstract
A fault tolerant memory device includes an array of rows and columns of dynamic random access memory cells and a set of EPROM cells of the floating gate type laid out with the same pitch, one aligned with each row, to store the identity of rows having bad cells. The EPROM cells are formed in preferred manner which permits them to be made with a standard N-channel process, and allows the row lines of the RAM and control gate connections to the EPROM cells to be of the same spacing.
Claims12
A fault tolerant semiconductor memory device formed in a face of a semiconductor body comprising:
- a data memory array at said face composed of rows and columns of read/write memory cells, and a plurality programmable cells laid out at said face in rows of the same pitch as and aligned with said rows of the data memory array, each of the programmable cells being individually programmed to retain indefinitely an indication of a faulty cell present in the aligned row of memory cells, and at least one row of redundant cells for replacing one of said rows of memory cells containing a faulty cell in response to the programmable cell for such row being programmed.
A semiconductor memory device comprising:
- a data memory array of rows and columns of one-transistor type dynamic read/write memory cells, and a plurality of columns of programmable cells laid out in rows of the same pitch as and aligned with said rows of the data memory, the programmable cells including row lines and current paths laterally spaced from the row lines, the programmable cells being floating gate type electrically programmable cells including floating gates partly over the current paths and partly beneath the row lines, and means to receive an address and to decode a part of said address to simultaneously activate for access one row line of the data memory array and the same one row line for the programmable cells.
A fault tolerant semiconductor memory formed in a face of a semiconductor body comprising:
- a data memory array of rows and columns of memory cells at said face;
- a plurality of substitute memory cells at said face aligned with the rows of the data memory array and having the same pitch;
- a plurality of row lines at said face each making connection to all memory cells and substitute cells in a row;
- fault-address storage means at said face including at least one column of programmable cells aligned with said rows of the data memory array and having the same pitch;
- each programmable cell being connected to one of the row lines and including a current path spaced from the row line;
- means at said face to receive an address and to select one of said rows for access based on said address and at the same time to select said row line in the fault-address storage means;
- means at said face to connect an output from the data memory array to an output means of the device if the selected part of the fault-address storage means does not indicate a fault at the selected location or to connect an output from the substitute memory cells to said output means if the selected part of the fault-address storage means does indicate a fault at the addressed location.
A fault tolerant memory device formed in a face of a semiconductor body comprising an array of rows and columns of memory cells at said face of the semiconductor body, means at said face for addressing locations in the array, at least one row or column of redundant cells at said face and means at said face for accessing said redundant cells when defective cells are at the location addressed in the array, and a plurality of electrically programmable elements at said face aligned with said rows of memory cells for storing the locations of said defective cells, each of said elements having a plurality of conductive layers in each of said memory cells, row lines connected to rows of cells in said array and also extending across said programmable elements and making contact thereto.
Dependencies are inferred from the claim text.