Method for fabricating dual-via pattern damascene structure
AssigneeHuahong Integrated Circuit(Chengdu) Corporation
InventorXiaobo GUO
Life of this patent
Estimating the term…
Loading patent…
AssigneeHuahong Integrated Circuit(Chengdu) Corporation
InventorXiaobo GUO
Estimating the term…
The disclosure provides a method for fabricating a dual-via pattern damascene structure. A first via photoresist pattern is formed by using a photoresist layer. A silicon-containing anti-reflection layer and a spin-on carbon layer at via locations of the first via pattern are sequentially etched, stopping on a dielectric film layer. Subsequently, a directed self-assembly material is coated on a wafer, where the directed self-assembly material is a block copolymer material. A second via pattern is then formed through microphase separation of the directed self-assembly material. Only the first via pattern utilizes lithography technology, thereby saving one lithography process and reducing the cost. The second via pattern is formed by the microphase separation of the directed self-assembly material, which is a self-aligned process, improving overlay accuracy and enabling miniaturization of the second via pattern based on the first via pattern, thereby allowing for the formation of a smaller second via pattern.
A method for fabricating a dual-via pattern damascene structure, comprising the following steps:
Dependencies are inferred from the claim text.