Method of fabricating semiconductor packages to mitigate voids therein
AssigneeMicron Technology, Inc.
InventorsPei Sian Shao, Kai-Wei Chao, Chen Hua Yang
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsPei Sian Shao, Kai-Wei Chao, Chen Hua Yang
Estimating the term…
Methods for fabricating a semiconductor package and devices formed therefrom are disclosed herein. The method includes inserting a substrate with a chip-on-wafer (CoW) arrangement thereon into a chamber of a mold of a compression molding apparatus. The method also includes positioning a film over the CoW arrangement. The method further includes dispensing, after positioning the film over the CoW arrangement, a liquid-type molding compound into the chamber. The method further includes compressing the liquid-type molding compound and the film to form a molding underfill (MUF) to surround and encapsulate the CoW arrangement.
A method comprising:
A semiconductor package comprising:
A method comprising:
Dependencies are inferred from the claim text.