Structure and Method For Forming Laterally Extending Dielectric Layer in a Trench-Gate FET
AssigneeFairchild Semiconductor Corporation
InventorJohn Tracey Andrews
Life of this patent
Estimating the term…
Loading patent…
AssigneeFairchild Semiconductor Corporation
InventorJohn Tracey Andrews
Estimating the term…
A FET is formed as follows. A trench is formed in a silicon region. A shield electrode is formed in a bottom portion of the trench. The shield electrode is insulated from adjacent silicon region by a shield dielectric. A silicon nitride layer is formed over a surface of the silicon region adjacent the trench, along the trench sidewalls, and over the shield electrode and shield dielectric. A layer of LTO is formed over the silicon nitride layer such that those portions of the LTO layer extending over the surface of the silicon region adjacent the trench are thicker than the portion of the LTO layer extending over the shield electrode. The LTO layer is uniformly etched back such that a portion of the silicon nitride layer becomes exposed while portions of the silicon nitride layer remain covered.
1-22. (canceled)
A method of forming a FET, comprising:
A method of forming a FET, comprising:
An intermediary of a FET, comprising:
Dependencies are inferred from the claim text.