Semiconductor power device
AssigneeKabushiki Kaisha Toshiba
InventorHidetaka Hattori
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorHidetaka Hattori
Estimating the term…
A p type base layer is formed in one surface region of an n type base layer. An n type emitter layer is formed in a surface region of the p type base layer. An emitter electrode is formed on the n type emitter layer and the p type base layer. A trench is formed in the n type emitter layer such that extends through the p type base layer to the n type base layer. A trench gate electrode is formed in the trench. The n type base layer has such a concentration gradient continuously changing in a thickness direction thereof that its portion in contact with the p type base layer has a lower concentration than its portion in contact with the p type collector layer, with the p type collector layer having a thickness of 1 μm or less.
A semiconductor power device comprising:
A semiconductor power device comprising:
A method for manufacturing a semiconductor power device comprising:
Dependencies are inferred from the claim text.