Memory cell, wafer, semiconductor component with memory cell and a method for fabricating an insulating collar for a memory
AssigneeInfineon Technologies AG
InventorsMatthias Hierlemann, Rudolf Strasser
Life of this patent
Estimating the term…
Loading patent…
AssigneeInfineon Technologies AG
InventorsMatthias Hierlemann, Rudolf Strasser
Estimating the term…
The invention relates to a DRAM memory cell having a trench filled with conductive material connected to a selection transistor by a connection having a vertical insulation collar arranged perpendicularly to a layer sequence of the memory cell. The vertical insulation collar is connected to a lateral insulation collar of the trench. This lateral insulation collar essentially extends perpendicular to the vertical insulation collar or is arranged laterally with respect to the vertical insulation collar. It is thus possible to provide a memory cell, a wafer and a semiconductor component that have a high integration density and a sufficient dielectric strength, and that efficiently suppress parasitic transistors. A method for fabricating a lateral insulating collar for a memory cell is also described.
A memory cell, comprising:
A memory cell, comprising:
A wafer with at least one memory cell including:
A semiconductor component with at least one memory cell including:
A method for fabricating a lateral insulation collar for a memory cell, which comprises:
The method according to claim 28, which comprises:
Dependencies are inferred from the claim text.