Implanted hidden interconnections in a semiconductor device for preventing reverse engineering
AssigneeHRL Laboratories, LLC
InventorsWilliam M. Clark JR., James P. Baukus, Lap-Wai Chow
Life of this patent
Estimating the term…
Loading patent…
AssigneeHRL Laboratories, LLC
InventorsWilliam M. Clark JR., James P. Baukus, Lap-Wai Chow
Estimating the term…
A camouflaged interconnection for interconnecting two spaced-apart regions of a common conductivity type in an integrated circuit or device and a method of forming same. The camouflaged interconnection comprises a first region forming a conducting channel between the two spaced-apart regions, the conducting channel being of the same common conductivity type and bridging a region between the two spaced-apart regions, and a second region of opposite conductivity to type, the second region being disposed between the two spaced-apart regions of common conductivity type and over lying the conducting channel to camouflage the conducting channel from reverse engineering.
A method of providing and camouflaging an interconnect between spaced-apart active regions in an integrated circuit or device, the two spaced-apart active regions being of a common conductivity type, said method comprising:
A method of confusing a reverse engineer comprising the steps of:
Dependencies are inferred from the claim text.