Semiconductor device having improved bias dependability and method of fabricating same
OwnerKoichi Yoshikawainventor
Life of this patent
Estimating the term…
Loading patent…
OwnerKoichi Yoshikawainventor
Estimating the term…
On a semiconductor substrate is formed an insulating layer having a gate insulating region, which is coated with a first polysilicon layer having a first portion and a second portion which contacts the gate insulating region. The first portion of the first polysilicon layer is then doped with an impurity such as phosphorous. The first polysilicon layer is coated with a second insulating layer on which is formed a second polysilicon layer. A first selective etching process is provided so that a capacitive insulating layer and an upper polysilicon electrode are successively formed on the first portion of the first polysilicon layer and the second portion of the first polysilicon layer is exposed. A second selective etching process is performed so that the first and second portions of the first polysilicon layer define a lower polysilicon electrode and a gate electrode, respectively. As a result, there is produced a semiconductor device having a lower polysilicon electrode doped with an impurity of conductivity type identical to conductivity type of the polysilicon gate electrode.
A semiconductor device comprising:
A method of fabricating a semiconductor device, comprising the steps of:
Dependencies are inferred from the claim text.