Method of fabricating an isolation structure in an integrated circuit
OwnerJing-Horng Gau, Hsiu-Wen Huanginventors
Life of this patent
Estimating the term…
Loading patent…
OwnerJing-Horng Gau, Hsiu-Wen Huanginventors
Estimating the term…
A semiconductor fabrication method is provided for the fabrication of an isolation structure including, a shallow-trench isolation (STI) structure in an integrated circuit. This method is characterized by the increase in the thickness of the adhesive layer over that of the prior art and also in the use of thermal oxidation process to form the STI structure. The thick adhesive layer can thus resist the stress from thermal expansion of the various component layers in the integrated circuit during heat treatment. Moreover, the resulting STI structure is not formed with recessed edge portions since the hydrofluoric (HF) enchant acts on the silicon dioxide plug in the STI structure with substantially the same etching irate as on the adhesive layer. Moreover, this method includes no chemical-mechanical polish (CMP) process so the problem of scratches on the surface of the silicon dioxide plug as seen in the case of the prior art is avoided.
A method for fabrication an isolation structure in an integrated circuit, comprising the steps of:
A method for fabricating an isolation structure in an integrated circuit, comprising the steps of:
A method for fabricating an isolation structure in an integrated circuit, comprising steps of:
Dependencies are inferred from the claim text.