Semiconductor memory structure having enhanced memory window and method for manufacturing the same
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsMeng-Han Lin, Chia-En Huang, Sai-Hooi Yeong
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsMeng-Han Lin, Chia-En Huang, Sai-Hooi Yeong
Estimating the term…
A memory structure includes a plurality of memory cells arranged in an array. Each of the memory cells includes a memory region, a word line portion disposed on a first surface of the memory region, a first conductive block disposed on a second surface of the memory region opposite to the first surface, a second conductive block disposed on the second surface of the memory region, and a third conductive block disposed on the second surface of the memory region such that the third conductive block is disposed between and separated from the first conductive block and the second conductive block.
A memory structure comprising:
A semiconductor device comprising:
A method for manufacturing a semiconductor device, comprising:
Dependencies are inferred from the claim text.