H03F 2203/45402

The cmcl comprising a buffered addition circuit, i.e. the signals are buffered

Official title: the CMCL comprising a buffered addition circuit, i.e. the signals are buffered before addition, e.g. by a follower

H03F2203/45402 (The cmcl comprising a buffered addition circuit, i.e. the signals are buffered) appears on 41 US grants and 10 published applications in this corpus.

Search patents in H03F
Granted patents
41
Published applications
10
Assignees
30
Inventors
69
Latest grant
22 Apr 2025

Filings by year

H03F 2203/45402: granted patents and published applications per publication year
YearGranted patentsPublished applications
197610
197700
197810
197900
198000
198100
198200
198300
198400
198500
198610
198720
198820
198900
199020
199100
199230
199310
199420
199510
199630
199700
199810
199950
200020
200121
200230
200300
200400
200522
200600
200700
200800
200900
201000
201100
201200
201300
201401
201512
201621
201710
201811
201900
202000
202101
202200
202300
202411
202510

By publication year. Applications have been published since 2001.

Recent patents

Most cited

By later US patents