Optimized fused-multiply-add method and system
AssigneeCadence Design Systems, Inc.
InventorsDavid H. C. Chen, William A. Huffman
Life of this patent
Estimating the term…
Loading patent…
AssigneeCadence Design Systems, Inc.
InventorsDavid H. C. Chen, William A. Huffman
Estimating the term…
A fused-multiply-add system is disclosed. The fused-multiply-add system includes a multiplier to multiply first and second operands and to provide at least one product. The fused-multiply-add system also includes an alignment shifter for aligning a third operand with the at least one product to provide an aligned third operand. The fused-multiply-add system also includes an adder and a subtractor coupled to the multiplier and the alignment shifter for performing two asymmetrical additions in parallel paths. The fused-multiply-add system also includes at least one leading zero counter for counting a number of leading zero bits provided by at least one of the adder and the subtractor to provide at least one normalization shift amount. Finally, the fused-multiply-add system includes a multiplexer coupled to the adder and the subtractor for providing an appropriate output based upon a sign bit.
A fused-multiply-add (FMA) system comprising:
A method for performing a fused multiply/add (FMA) operation comprising:
A non-transitory computer-readable storage medium embodying instructions that, when executed by one or more processors, cause the one or more processors to perform operations comprising:
Dependencies are inferred from the claim text.